### 0.5 Amp Output Current IGBT Gate Drive Optocoupler

## Technical Data

## Features

- 0.5 A Minimum Peak Output Current
- $15 \mathrm{kV} / \mu \mathrm{s}$ Minimum Common Mode Rejection (CMR) at $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}$
- 1.0 V Maximum Low Level Output Voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) Eliminates Need for Negative Gate Drive
- $I_{C C}=5 \mathrm{~mA}$ Maximum Supply Current
- Under Voltage Lock-Out Protection (UVLO) with Hysteresis
- Wide Operating $\mathbf{V}_{\mathbf{C C}}$ Range: 15 to 30 Volts
- $0.5 \mu \mathrm{~s}$ Maximum Propagation Delay
- +/- $0.35 \mu$ s Maximum Delay Between Devices/Channels
- Industrial Temperature Range: $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
- HCPL-315J: Channel One to Channel Two Output Isolation $=\mathbf{1 5 0 0}$ Vrms $/ \mathbf{1} \mathbf{~ m i n}$.
- Safety and Regulatory Approval:
UL Recognized (UL1577)
2500 Vrms/1 min. (HCPL3150)

3750 Vrms/1 min. (HCPL-315J) pending

VDE 0884 Approved
$\mathrm{V}_{\text {IORM }}=630 \mathrm{~V}_{\text {peak }}$ (HCPL-3150 Option 060 only) $\mathrm{V}_{\text {IORM }}=891 \mathrm{~V}_{\text {peak }}$ (HCPL315J) pending CSA Certified

## Applications

- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters
- Switch Mode Power Supplies (SMPS)
- Uninterruptable Power Supplies (UPS)


## Functional Diagram



## HCPL-3150 (Single Channel)

 HCPL-315J (Dual Channel)
## Description

The HCPL-315X consists of a LED optically coupled to an integrated circuit with a power output stage. This optocoupler is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving IGBTs with ratings up to $1200 \mathrm{~V} / 50 \mathrm{~A}$. For IGBTs with higher ratings, the HCPL-3150/315J can be used to drive a discrete power stage which drives the IGBT gate.


TRUTH TABLE

| LED | $V_{\text {CC }}-V_{\text {EE }}$ <br> "Positive Going" <br> (i.e., Turn-On) | $V_{\text {CC }}-V_{\text {EE }}$ <br> "Negative-Going" <br> (i.e., Turn-Off) | $V_{0}$ |
| :---: | :---: | :---: | :---: |
| OFF | $0-30 \mathrm{~V}$ | $0-30 \mathrm{~V}$ | LOW |
| ON | $0-11 \mathrm{~V}$ | $0-9.5 \mathrm{~V}$ | LOW |
| ON | $11-13.5 \mathrm{~V}$ | $9.5-12 \mathrm{~V}$ | TRANSITION |
| ON | $13.5-30 \mathrm{~V}$ | $12-30 \mathrm{~V}$ | HIGH |

A $0.1 \mu F$ bypass capacitor must be connected between the $V_{C C}$ and $V_{E E}$ pins for each channel.

Selection Guide: Invertor Gate Drive Optoisolators

| Package Type | 8-Pin DIP (300 mil) |  |  |  | Widebody ( 400 mil ) | Small Outline SO-16 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number | HCPL-3150 | HCPL-3120 | HCPL-J312 | HCPL-J314 | HCNW-3120 | HCPL-315J | HCPL-316J | HCPL-314J |
| Number of Channels | 1 | 1 | 1 | 1 | 1 | 2 | 1 | 2 |
| VDE 0884 Approvals | $\begin{gathered} \hline \mathrm{V}_{\text {IORM }} \\ 630 \mathrm{~V}_{\text {veak }} \\ \text { Option } 060 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\text {IORM }} \\ 891 V_{\text {peak }} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\text {IORM }} \\ 1414 \mathrm{~V}_{\text {peak }} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {IORM }} \\ 891 \mathrm{~V}_{\text {peak }} \end{gathered}$ |  |  |
| $\begin{aligned} & \text { UL } \\ & \text { Approval } \end{aligned}$ | $\begin{gathered} 2500 \\ \text { Vrms/ } / 1 \mathrm{~min} . \end{gathered}$ |  | $\begin{gathered} 3750 \\ \text { Vrms/ } 1 \mathrm{~min} . \end{gathered}$ |  | $\begin{gathered} 5000 \\ \text { Vrms/ } 1 \mathrm{~min} . \end{gathered}$ | $\begin{gathered} 3750 \\ \text { Vrms/ } / 1 \mathrm{~min} . \end{gathered}$ |  |  |
| Output Peak Current | 0.5A | 2A | 2A | 0.4 A | 2A | 0.5A | 2A | 0.4 A |
| $\begin{aligned} & \hline \text { CMR } \\ & \text { (minimum) } \end{aligned}$ | $15 \mathrm{kV} / \mu \mathrm{s}$ |  |  | $10 \mathrm{kV} / \mu \mathrm{s}$ | $15 \mathrm{kV} / \mu \mathrm{s}$ |  |  | $10 \mathrm{kV} / \mathrm{\mu s}$ |
| UVLO | Yes |  |  | No | Yes |  |  | No |
| Fault Status | No |  |  |  |  |  | Yes | No |

## Ordering Information

Specify Part Number followed by Option Number (if desired)
Example

$$
\begin{aligned}
& \text { HCPL-315Y\#XXX }
\end{aligned}
$$

Option data sheets available. Contact Agilent sales representative or authorized distributor.

## Package Outline Drawings

## Standard DIP Package



## Package Outline Drawings

## Gull-Wing Surface-Mount Option 300



16 - Lead Surface Mount


## Reflow Temperature Profile



MAXIMUM SOLDER REFLOW THERMAL PROFILE (NOTE: USE OF NON-CHLORINE ACTIVATED FLUXES IS RECOMMENDED.)

## Regulatory Information

The HCPL-3150 and HCPL-315J have been approved by the following organizations:

## UL

Recognized under UL 1577, Component Recognition Program, File E55361.

## CSA

Approved under CSA Component Acceptance Notice \#5, File CA 88324.

## VDE

Approved under VDE 0884/06.92 with $\mathrm{V}_{\text {IORM }}=630$ Vpeak (HCPL-3150\#060). Certification for HCPL-315J is pending.

## VDE 0884 Insulation Characteristics

| Description | Symbol | HCPL-3150\#060 | HCPL-315J** | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation classification per DIN VDE 0110/1.89, Table 1 <br> for rated mains voltage $\leq 150 \mathrm{Vrms}$ for rated mains voltage $\leq 300 \mathrm{Vrms}$ for rated mains voltage $\leq 600 \mathrm{Vrms}$ |  | $\begin{aligned} & \text { I-IV } \\ & \text { I-III } \end{aligned}$ | $\begin{gathered} \text { I-IV } \\ \text { I-III } \\ \text { I-II } \end{gathered}$ |  |
| Climatic Classification |  | 55/100/21 | 55/100/21 |  |
| Pollution Degree (DIN VDE 0110/1.89) |  | 2 | 2 |  |
| Maximum Working Insulation Voltage | VIORM | 630 | 891 | Vpeak |
| Input to Output Test Voltage, Method b* <br> $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\mathrm{PR}}, 100 \%$ Production <br> Test with $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, <br> Partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1181 | 1670 | Vpeak |
| Input to Output Test Voltage, Method a* <br> VIORM $\times 1.5=V_{\text {PR }}$, Type and Sample <br> Test, $\mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, <br> Partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{PR}}$ | 945 | 1336 | Vpeak |
| Highest Allowable Overvoltage* <br> (Transient Overvoltage $\mathrm{t}_{\mathrm{ini}}=10 \mathrm{sec}$ ) | VIOTM | 6000 | 6000 | Vpeak |
| Safety-Limiting Values - Maximum Values Allowed in the Event of a Failure, Also See Figure 37, Thermal Derating Curve. Case Temperature Input Current Output Power | $\mathrm{T}_{\mathrm{S}}$ <br> IS, inPut $\mathrm{P}_{\mathrm{S}}$, output | $\begin{aligned} & 175 \\ & 230 \\ & 600 \end{aligned}$ | $\begin{gathered} 175 \\ 400 \\ 1200 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}, \mathrm{V}_{\mathrm{IO}}=500 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{S}}$ | $\geq 10^{9}$ | $\geq 10^{9}$ | $\Omega$ |

[^0]
## Insulation and Safety Related Specifications

| Parameter | Symbol | HCPL-3150 | HCPL-315J | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Minimum External <br> Air Gap <br> (External Clearance) | $\mathrm{L}(101)$ | 7.1 | 8.3 | mm | Measured from input terminals <br> to output terminals, shortest <br> distance through air. |
| Minimum External <br> Tracking <br> (External Creepage) | $\mathrm{L}(102)$ | 7.4 | 8.3 | mm | Measured from input terminals <br> to output erminals, shortest <br> distance path along body. |
| Minimum Internal <br> Plastic Gap <br> (Internal Clearance) |  | 0.08 | $\geq 0.5$ | mm | Through insulation distance <br> conductor to conductor. |
| Tracking Resistance <br> (Comparative Tracking <br> Index) | CTI | $\geq 175$ | $\geq 175$ | Volts | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | IIIa | IIIa |  | Material Group (DIN VDE 0110, <br> 1/89, Table 1) |

Option 300 - surface mount classification is Class A in accordance wtih CECC 00802.

## Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {S }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |  |
| Average Input Current | $\mathrm{I}_{\text {F(AVG) }}$ |  | 25 | mA | 1,16 |
| Peak Transient Input Current ( $<1 \mu \mathrm{~s}$ pulse width, 300 pps ) | $\mathrm{I}_{\mathrm{F} \text { (TRAN) }}$ |  | 1.0 | A |  |
| Reverse Input Voltage | $\mathrm{V}_{\mathrm{R}}$ |  | 5 | Volts |  |
| "High" Peak Output Current | $\mathrm{I}_{\mathrm{OH} \text { (PEAK) }}$ |  | 0.6 | A | 2,16 |
| "Low" Peak Output Current | $\mathrm{I}_{\text {OL(PEAK) }}$ |  | 0.6 | A | 2,16 |
| Supply Voltage | $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ | 0 | 35 | Volts |  |
| Output Voltage | $\mathrm{V}_{\text {O(PEAK) }}$ | 0 | $\mathrm{V}_{\text {CC }}$ | Volts |  |
| Output Power Dissipation | $\mathrm{P}_{\mathrm{O}}$ |  | 250 | mW | 3,16 |
| Total Power Dissipation | $\mathrm{P}_{\text {T }}$ |  | 295 | mW | 4,16 |
| Lead Solder Temperature | $260^{\circ} \mathrm{C}$ for 10 sec ., 1.6 mm below seating plane |  |  |  |  |
| Solder Reflow Temperature Profile | See Package Outline Drawings Section |  |  |  |  |

## Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ | 15 | 30 | Volts |
| Input Current (ON) | $\mathrm{I}_{\mathrm{F}(\mathrm{ON})}$ | 7 | 16 | mA |
| Input Voltage (OFF) | $\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}$ | -3.0 | 0.8 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Specifications (DC)

Over recommended operating conditions $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $100^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=7$ to $16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=-3.0$ to 0.8 V , $\mathrm{V}_{\mathrm{CC}}=15$ to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground, each channel) unless otherwise specified.

*All typical values at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}$, unless otherwise noted.

## Switching Specifications (AC)

Over recommended operating conditions $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $100^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=7$ to $16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=-3.0$ to 0.8 V , $\mathrm{V}_{\mathrm{CC}}=15$ to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground, each channel) unless otherwise specified.

| Parameter | Symbol | Min. | Typ.* | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay <br> Time to High <br> Output Level | $\mathrm{t}_{\text {PLH }}$ | 0.10 | 0.30 | 0.50 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{Rg}=47 \Omega, \\ & \mathrm{Cg}=3 \mathrm{nF}, \\ & \mathrm{f}=10 \mathrm{kHz}, \\ & \text { Duty Cycle }=50 \% \end{aligned}$ | $\begin{aligned} & 10,11 \\ & 12,13 \\ & 14,23 \end{aligned}$ | 14 |
| Propagation Delay <br> Time to Low <br> Output Level | $\mathrm{t}_{\text {PHL }}$ | 0.10 | 0.3 | 0.50 | $\mu \mathrm{s}$ |  |  |  |
| Pulse Width Distortion | PWD |  |  | 0.3 | $\mu \mathrm{s}$ |  |  | 15 |
| Propagation Delay Difference Between Any Two Parts or Channels | $\begin{gathered} \mathrm{PDD} \\ \left(\mathrm{t}_{\mathrm{PHL}}-\mathrm{t}_{\mathrm{PLH}}\right) \end{gathered}$ | -0.35 |  | 0.35 | $\mu \mathrm{s}$ |  | 34,35 | 10 |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ |  | 0.1 |  | $\mu \mathrm{s}$ |  | 23 |  |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ |  | 0.1 |  | $\mu \mathrm{s}$ |  |  |  |
| UVLO Turn On Delay | $\mathrm{t}_{\text {UVLO ON }}$ |  | 0.8 |  | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}>5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA} \end{aligned}$ | 22 |  |
| UVLO Turn Off Delay | $\mathrm{t}_{\text {UVLO OFF }}$ |  | 0.6 |  | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}<5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA} \end{aligned}$ |  |  |
| Output High Level Common Mode Transient Immunity | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ | 15 | 30 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{F}}=10 \text { to } 16 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CM}}=1500 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V} \end{aligned}$ | 24 | 11, 12 |
| Output Low Level Common Mode <br> Transient Immunity | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 15 | 30 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CM}}=1500 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V} \end{aligned}$ |  | 11, 13 |

Package Characteristics (each channel, unless otherwise specified)

*All typical values at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}$, unless otherwise noted.
**The Input-Output/Output-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output/output-output continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or Agilent Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

## Notes:

1. Derate linearly above $70^{\circ} \mathrm{C}$ free-air temperature at a rate of $0.3 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$.
2. Maximum pulse width $=10 \mu \mathrm{~s}$, maximum duty cycle $=0.2 \%$. This value is intended to allow for component tolerances for designs with $\mathrm{I}_{\mathrm{O}}$ peak minimum $=0.5 \mathrm{~A}$. See Applications section for additional details on limiting $\mathrm{I}_{\mathrm{OH}}$ peak.
3. Derate linearly above $70^{\circ} \mathrm{C}$ free-air temperature at a rate of $4.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
4. Derate linearly above $70^{\circ} \mathrm{C}$ free-air temperature at a rate of $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$. The maximum LED junction temperature should not exceed $125^{\circ} \mathrm{C}$.
5. Maximum pulse width $=50 \mu \mathrm{~s}$, maximum duty cycle $=0.5 \%$.
6. In this test $\mathrm{V}_{\mathrm{OH}}$ is measured with a dc load current. When driving capacitive loads $\mathrm{V}_{\mathrm{OH}}$ will approach $\mathrm{V}_{\mathrm{CC}}$ as $\mathrm{I}_{\mathrm{OH}}$ approaches zero amps.
7. Maximum pulse width $=1 \mathrm{~ms}$, maximum duty cycle $=20 \%$.
8. In accordance with UL1577, each HCPL-3150 optocoupler is proof tested by applying an insulation test voltage $\geq 3000$ Vrms ( $\geq 5000$ Vrms for the HCPL-315J) for 1 second (leakage detection current limit, $\mathrm{I}_{\mathrm{I}-\mathrm{O}}$ $\leq 5 \mu \mathrm{~A}$ ). This test is performed before the $100 \%$ production test for partial discharge (method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
10. The difference between $t_{\text {PHL }}$ and $t_{\text {PLH }}$ between any two parts or channels under the same test condition.
11. Pins 1 and 4 (HCPL-3150) and pins 3 and 4 (HCPL-315J) need to be connected to LED common.
12. Common mode transient immunity in the high state is the maximum tolerable $\left|\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}\right|$ of the common
mode pulse, $\mathrm{V}_{\mathrm{CM}}$, to assure that the output will remain in the high state (i.e., $\mathrm{V}_{\mathrm{O}}>15.0 \mathrm{~V}$ ).
13. Common mode transient immunity in a low state is the maximum tolerable $\left|\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}\right|$ of the common mode pulse, $\mathrm{V}_{\mathrm{CM}}$, to assure that the output will remain in a low state (i.e., $\mathrm{V}_{\mathrm{O}}<1.0 \mathrm{~V}$ ).
14. This load condition approximates the gate load of a $1200 \mathrm{~V} / 25$ A IGBT.
15. Pulse Width Distortion (PWD) is defined as $\left|t_{\text {PHL }}{ }^{-} \mathrm{t}_{\mathrm{PLH}}\right|$ for any given device.
16. Each channel.
17. Device considered a two terminal device: Channel one output side pins shorted together, and channel two output side pins shorted together.
18. See the thermal model for the HCPL-315J in the application section of this data sheet.


Figure 1. $\mathrm{V}_{\mathrm{OH}}$ vs. Temperature.


Figure 4. $V_{\text {OL }}$ vs. Temperature.


Figure 7. $I_{C C}$ vs. Temperature.


Figure 2. $\mathrm{I}_{\mathrm{OH}}$ vs. Temperature.


Figure 5. $I_{O L}$ vs. Temperature.


Figure 8. $\mathbf{I}_{\mathbf{C C}}$ vs. $\mathbf{V}_{\mathbf{C C}}$.


Figure 3. $\mathbf{V}_{\mathrm{OH}}$ vs. $\mathrm{I}_{\mathrm{OH}}$.


Figure 6. $V_{O L}$ vs. $I_{O L}$.


Figure 9. $\mathrm{I}_{\text {FLH }}$ vs. Temperature.


Figure 10. Propagation Delay vs. $\mathbf{V}_{\mathrm{CC}}$.


Figure 13. Propagation Delay vs. Rg.


Figure 16. Input Current vs. Forward Voltage.


Figure 11. Propagation Delay vs. $I_{F}$.


Figure 14. Propagation Delay vs. Cg.


Figure 12. Propagation Delay vs. Temperature.


Figure 15. Transfer Characteristics.


Figure 17. $\mathrm{I}_{\mathrm{OH}}$ Test Circuit.


Figure 19. $\mathrm{V}_{\mathrm{OH}}$ Test Circuit.


Figure 18. $I_{\text {OL }}$ Test Circuit.


Figure 20. VOL $_{\text {OL }}$ Test Circuit.


Figure 21. I $_{\text {FLH }}$ Test Circuit.


Figure 22. UVLO Test Circuit.


Figure 23. $\mathbf{t}_{\mathbf{P L H}}, \mathbf{t}_{\mathbf{P H L}}, \mathbf{t}_{\mathbf{r}}$, and $\mathbf{t}_{\mathbf{f}}$ Test Circuit and Waveforms.


Figure 24. CMR Test Circuit and Waveforms.

## Applications Information

 Eliminating Negative IGBT Gate DriveTo keep the IGBT firmly off, the HCPL-3150/315J has a very low maximum $V_{\text {OL }}$ specification of 1.0 V.The HCPL-3150/315J realizes this very low $V_{\text {OL }}$ by using a DMOS transistor with $4 \Omega$ (typical) on resistance in its pull down circuit. When the
HCPL-3150/315J is in the low state, the IGBT gate is shorted to
the emitter by $\operatorname{Rg}+4 \Omega$.
Minimizing Rg and the lead inductance from the HCPL-3150/ 315 J to the IGBT gate and emitter (possibly by mounting the HCPL-3150/315J on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 25 . Care should be taken with such a PC board design to avoid routing the IGBT collector or
emitter traces close to the HCPL3150/315J input as this can result in unwanted coupling of transient signals into the HCPL-3150/315J and degrade performance. (If the IGBT drain must be routed near the HCPL-3150/315J input, then the LED should be reverse-biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3150/315J.)


Figure 25a. Recommended LED Drive and Application Circuit.


Figure 25b. Recommended LED Drive and Application Circuit (HCPL-315J).

Selecting the Gate Resistor (Rg) to Minimize IGBT Switching Losses.
Step 1: Calculate Rg Minimum From the $I_{\text {OL }}$ Peak Specification. The IGBT and Rg in Figure 26 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3150/315J.

$$
\begin{aligned}
R g & \geq \frac{\left(V_{C C}-V_{E E}-V_{O L}\right)}{I_{O L P E A K}} \\
& =\frac{\left(V_{C C}-V_{E E}-1.7 \mathrm{~V}\right)}{I_{O L P E A K}} \\
& =\frac{(15 \mathrm{~V}+5 \mathrm{~V}-1.7 \mathrm{~V})}{0.6 \mathrm{~A}} \\
& =30.5 \Omega
\end{aligned}
$$

The $\mathrm{V}_{\mathrm{OL}}$ value of 2 V in the previous equation is a conservative value of $V_{O L}$ at the peak current of 0.6 A (see Figure 6). At lower Rg values the voltage supplied by the HCPL-3150/315J is not an ideal voltage step. This results in lower peak currents (more margin) than predicted by this analysis. When negative gate drive is not used $V_{E E}$ in the previous equation is equal to zero volts.

Step 2: Check the HCPL-3150/ 315J Power Dissipation and Increase Rg if Necessary. The HCPL-3150/315J total power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ is equal to the
sum of the emitter power $\left(\mathrm{P}_{\mathrm{E}}\right)$ and the output power $\left(\mathrm{P}_{\mathrm{O}}\right)$ :

$$
\begin{aligned}
& P_{T}=P_{E}+P_{O} \\
& P_{E}=I_{F} \cdot V_{F} \cdot D u t y \text { Cycle } \\
& P_{O}=P_{O(B I A S)}+P_{O(S W I T C H I N G)} \\
& =I_{C C} \cdot\left(V_{C C}-V_{E E}\right) \\
& \quad \quad+E_{S W}\left(R_{G}, Q_{G}\right) \cdot f
\end{aligned}
$$

For the circuit in Figure 26 with $\mathrm{I}_{\mathrm{F}}$ (worst case) $=16 \mathrm{~mA}, \mathrm{Rg}=$ $30.5 \Omega$, Max Duty Cycle $=80 \%$, $\mathrm{Qg}=500 \mathrm{nC}, \mathrm{f}=20 \mathrm{kHz}$ and $\mathrm{T}_{\mathrm{A}}$ $\max =90^{\circ} \mathrm{C}$ :

$$
\begin{aligned}
P_{E}= & 16 \mathrm{~mA} \cdot 1.8 \mathrm{~V} \cdot 0.8=23 \mathrm{~mW} \\
P_{O}= & 4.25 \mathrm{~mA} \cdot 20 \mathrm{~V} \\
& \quad+4.0 \mu \mathrm{~J} \cdot 20 \mathrm{kHz} \\
= & 85 \mathrm{~mW}+80 \mathrm{~mW} \\
= & 165 \mathrm{~mW} \\
& >154 \mathrm{~mW}\left(P_{O(M A X)} @ 90^{\circ} \mathrm{C}\right. \\
& =250 \mathrm{~mW}-20 \mathrm{C} \cdot 4.8 \mathrm{~mW} / \mathrm{C})
\end{aligned}
$$



Figure 26a. HCPL-3150 Typical Application Circuit with Negative IGBT Gate Drive.


Figure 26b. HCPL-315J Typical Application Circuit with Negative IGBT Gate Drive.

| $\mathbf{P}_{\mathbf{E}}$ <br> Parameter | Description |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{F}}$ | LED Current |
| $\mathrm{V}_{\mathrm{F}}$ | LED On Voltage |
| Duty Cycle | Maximum LED <br> Duty Cycle |


| $\mathbf{P}_{\mathbf{O}}$ Parameter | Description |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply Voltage |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply Voltage |
| $\mathrm{E}_{\mathrm{SW}}(\mathrm{Rg}, \mathrm{Qg})$ | Energy Dissipated in the HCPL-3150/315J for <br> each IGBT Switching Cycle (See Figure 27) |
| f | Switching Frequency |

The value of 4.25 mA for $\mathrm{I}_{\mathrm{CC}}$ in the previous equation was obtained by derating the $\mathrm{I}_{\mathrm{CC}} \max$ of 5 mA (which occurs at $-40^{\circ} \mathrm{C}$ ) to $\mathrm{I}_{\mathrm{CC}} \max$ at $90^{\circ} \mathrm{C}$ (see Figure 7).

Since $P_{O}$ for this case is greater than $\mathrm{P}_{\mathrm{O}(\mathrm{MAX})}$, Rg must be increased to reduce the HCPL3150 power dissipation.

$$
\begin{aligned}
& P_{O(S W I T C H I N G ~ M A X)} \\
& \quad=P_{O(M A X)}-P_{O(B I A S)} \\
& \quad=154 \mathrm{~mW}-85 \mathrm{~mW} \\
& \quad=69 \mathrm{~mW} \\
& E_{S W(M A X)}=\frac{P_{O(S W I T C H I N G M A X)}}{f} \\
& \quad=\frac{69 \mathrm{~mW}}{20 \mathrm{kHz}}=3.45 \mu \mathrm{~J}
\end{aligned}
$$

For $\mathrm{Qg}=500 \mathrm{nC}$, from Figure 27 , a value of $\mathrm{E}_{\mathrm{SW}}=3.45 \mu \mathrm{~J}$ gives a $\underline{\mathrm{Rg}=41 \Omega}$.

## Thermal Model (HCPL-3150)

The steady state thermal model for the HCPL-3150 is shown in Figure 28a. The thermal resistance values given in this model can be used to calculate the temperatures at each node for a given operating condition. As shown by the model, all heat generated flows through $\theta_{\mathrm{CA}}$ which raises the case temperature $\mathrm{T}_{\mathrm{C}}$ accordingly. The value of $\theta_{\mathrm{CA}}$ depends on the conditions of the
board design and is, therefore, determined by the designer. The value of $\theta_{\mathrm{CA}}=83^{\circ} \mathrm{C} / \mathrm{W}$ was obtained from thermal measurements using a $2.5 \times 2.5$ inch PC board, with small traces (no ground plane), a single HCPL3150 soldered into the center of the board and still air. The absolute maximum power dissipation derating specifications assume a $\theta_{\mathrm{CA}}$ value of $83^{\circ} \mathrm{C} / \mathrm{W}$.

From the thermal mode in Figure 28a the LED and detector IC junction temperatures can be expressed as:

$$
\begin{aligned}
& T_{J E}=\mathrm{P}_{E} \cdot\left(\theta_{L C} \|\left(\theta_{L D}+\theta_{D C}\right)+\theta_{C A}\right) \\
& +P_{D} \cdot\left(\frac{\theta_{L C} \cdot \theta_{D C}}{\theta_{L C}+\theta_{D C}+\theta_{L D}}+\theta_{C A}\right)+T_{A}
\end{aligned}
$$

$$
T_{J D}=P_{E}\left(\frac{\theta_{L C} \cdot \theta_{D C}}{\theta_{L C}+\theta_{D C}+\theta_{L D}}+\theta_{C A}\right)
$$

$$
+\mathrm{P}_{D} \cdot\left(\theta_{D C} \|\left(\theta_{L D}+\theta_{L C}\right)+\theta_{C A}\right)+T_{A}
$$

Inserting the values for $\theta_{\mathrm{LC}}$ and $\theta_{\text {DC }}$ shown in Figure 28 gives:

$$
\begin{aligned}
T_{J E} & =\mathrm{P}_{E} \cdot\left(230^{\circ} \mathrm{C} / \mathrm{W}+\theta_{C A}\right) \\
& +\mathrm{P}_{D} \cdot\left(49^{\circ} \mathrm{C} / \mathrm{W}+\theta_{C A}\right)+T_{A} \\
T_{J D} & =\mathrm{P}_{E} \cdot\left(49^{\circ} \mathrm{C} / \mathrm{W}+\theta_{C A}\right) \\
& +\mathrm{P}_{D} \cdot\left(104^{\circ} \mathrm{C} / \mathrm{W}+\theta_{C A}\right)+T_{A}
\end{aligned}
$$

DC

For example, given $\mathrm{P}_{\mathrm{E}}=45 \mathrm{~mW}$, $\mathrm{P}_{\mathrm{O}}=250 \mathrm{~mW}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ and $\theta_{\mathrm{CA}}$ $=83^{\circ} \mathrm{C} / \mathrm{W}$ :

$$
\begin{aligned}
T_{J E}= & \mathrm{P}_{E} \cdot 313^{\circ} \mathrm{C} / \mathrm{W}+\mathrm{P}_{D} \cdot 132^{\circ} \mathrm{C} / \mathrm{W}+T_{A} \\
= & 45 \mathrm{~mW} \mathrm{~W}^{\bullet} 313^{\circ} \mathrm{C} / \mathrm{W}+250 \mathrm{~mW} \\
& \cdot 132^{\circ} \mathrm{C} / \mathrm{W}+70^{\circ} \mathrm{C}=117^{\circ} \mathrm{C} \\
& \\
T_{J D}= & \mathrm{P}_{E} \cdot \\
= & 132^{\circ} \mathrm{C} / \mathrm{W}+\mathrm{P}_{D} \cdot 187^{\circ} \mathrm{C} / \mathrm{W}+T_{A} \\
= & 45 \mathrm{~mW} \cdot \\
& \bullet 187^{\circ} \mathrm{C} / \mathrm{W}+70^{\circ} \mathrm{C}=123^{\circ} \mathrm{C}
\end{aligned}
$$

$\mathrm{T}_{\mathrm{JE}}$ and $\mathrm{T}_{\mathrm{JD}}$ should be limited to $125^{\circ} \mathrm{C}$ based on the board layout and part placement $\left(\theta_{\mathrm{CA}}\right)$ specific to the application.

$$
\mathrm{T}_{\mathrm{JE}}=\mathrm{LED} \text { junction temperature }
$$

$$
\mathrm{T}_{\mathrm{JD}}=\text { detector IC junction temperature }
$$

$$
\mathrm{T}_{\mathrm{C}}=\text { case temperature measured at the center of the package bottom }
$$

$$
\theta_{\mathrm{LC}}=\text { LED-to-case thermal resistance }
$$

$$
\theta_{\mathrm{LD}}=\text { LED-to-detector thermal resistance }
$$

$$
\theta_{\mathrm{DC}}=\text { detector-to-case thermal resistance }
$$

$$
\theta_{\mathrm{CA}}=\text { case-to-ambient thermal resistance }
$$

$$
* \theta_{\mathrm{CA}} \text { will depend on the board design and the placement of the part. }
$$

Figure 28a. Thermal Model.

Thermal Model DualChannel (SOIC-16) HCPL-315J Optoisolator Definitions
$\theta_{1}, \theta_{2}, \theta_{3}, \theta_{4}, \theta_{5}, \theta_{6}, \theta_{7}, \theta_{8}, \theta_{9}$, $\theta_{10}$ : Thermal impedances between nodes as shown in Figure 28b. Ambient Temperature: Measured approximately 1.25 cm above the optocoupler with no forced air.

## Description

This thermal model assumes that a 16-pin dual-channel (SOIC-16) optocoupler is soldered into an $8.5 \mathrm{~cm} \times 8.1 \mathrm{~cm}$ printed circuit board (PCB). These optocouplers are hybrid devices with four die: two LEDs and two detectors. The temperature at the LED and the detector of the optocoupler can be calculated by using the equations below.


Figure 28b. Thermal Impedance Model for HCPL-315J.
$\Delta \mathrm{T}_{\mathrm{E} 1 \mathrm{~A}}=\mathrm{A}_{11} \mathrm{P}_{\mathrm{E} 1}+\mathrm{A}_{12} \mathrm{P}_{\mathrm{E} 2}+\mathrm{A}_{13} \mathrm{P}_{\mathrm{D} 1}+\mathrm{A}_{14} \mathrm{P}_{\mathrm{D} 2}$
$\Delta \mathrm{T}_{\mathrm{E} 2 \mathrm{~A}}=\mathrm{A}_{21} \mathrm{P}_{\mathrm{E} 1}+\mathrm{A}_{22} \mathrm{P}_{\mathrm{E} 2}+\mathrm{A}_{23} \mathrm{P}_{\mathrm{D} 1}+\mathrm{A}_{24} \mathrm{P}_{\mathrm{D} 2}$
$\Delta \mathrm{T}_{\mathrm{D} 1 \mathrm{~A}}=\mathrm{A}_{31} \mathrm{P}_{\mathrm{E} 1}+\mathrm{A}_{32} \mathrm{P}_{\mathrm{E} 2}+\mathrm{A}_{33} \mathrm{P}_{\mathrm{D} 1}+\mathrm{A}_{34} \mathrm{P}_{\mathrm{D} 2}$
$\Delta \mathrm{T}_{\mathrm{D} 2 \mathrm{~A}}=\mathrm{A}_{41} \mathrm{P}_{\mathrm{E} 1}+\mathrm{A}_{42} \mathrm{P}_{\mathrm{E} 2}+\mathrm{A}_{43} \mathrm{P}_{\mathrm{D} 1}+\mathrm{A}_{44} \mathrm{P}_{\mathrm{D} 2}$

where:
$\Delta \mathrm{T}_{\mathrm{E} 1 \mathrm{~A}}=$ Temperature difference between ambient and LED 1
$\Delta \mathrm{T}_{\mathrm{E} 2 \mathrm{~A}}=$ Temperature difference between ambient and LED 2
$\Delta \mathrm{T}_{\mathrm{D} 1 \mathrm{~A}}=$ Temperature difference between ambient and detector 1
$\Delta \mathrm{T}_{\mathrm{D} 2 \mathrm{~A}}=$ Temperature difference between ambient and detector 2
$\mathrm{P}_{\mathrm{E} 1}=$ Power dissipation from LED 1;
$\mathrm{P}_{\mathrm{E} 2}=$ Power dissipation from LED 2;
$\mathrm{P}_{\mathrm{D} 1}=$ Power dissipation from detector 1 ;
$\mathrm{P}_{\mathrm{D} 2}=$ Power dissipation from detector 2
$\mathrm{A}_{\mathrm{xy}}$ thermal coefficient (units in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) is a function of thermal impedances $\theta_{1}$ through $\theta_{10}$.

Thermal Coefficient Data (units in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )

| Part Number | $\mathbf{A}_{\mathbf{1 1}}, \mathbf{A}_{\mathbf{2 2}}$ | $\mathbf{A}_{\mathbf{1 2}}, \mathbf{A}_{\mathbf{2 1}}$ | $\mathbf{A}_{\mathbf{1 3}}, \mathbf{A}_{\mathbf{3 1}}$ | $\mathbf{A}_{\mathbf{2 4}}, \mathbf{A}_{\mathbf{4 2}}$ | $\mathbf{A}_{\mathbf{1 4}}, \mathbf{A}_{\mathbf{4 1}}$ | $\mathbf{A}_{\mathbf{2 3}}, \mathbf{A}_{\mathbf{3 2}}$ | $\mathbf{A}_{\mathbf{3 3}}, \mathbf{A}_{\mathbf{4 4}}$ | $\mathbf{A}_{\mathbf{3 4}}, \mathbf{A}_{\mathbf{4 3}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HCPL-315J | 198 | 64 | 62 | 64 | 83 | 90 | 137 | 69 |

Note: Maximum junction temperature for above part: $125^{\circ} \mathrm{C}$.

## LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 29. The HCPL3150/315J improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. How ever, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins $5-8$ as shown in Figure 30. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 25), can achieve $15 \mathrm{kV} / \mu \mathrm{s}$ CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.


Figure 27. Energy Dissipated in the HCPL-3150 for Each IGBT Switching Cycle.

## CMR with the LED On $\left(\mathrm{CMR}_{\mathrm{H}}\right)$

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 10 mA provides adequate margin over the maximum $\mathrm{I}_{\mathrm{FLH}}$ of 5 mA to achieve $15 \mathrm{kV} / \mu \mathrm{S}$ CMR.

## CMR with the LED Off $\left(\mathbf{C M R}_{\mathrm{L}}\right)$

A high CMR LED drive circuit must keep the LED off
$\left(\mathrm{V}_{\mathrm{F}} \leq \mathrm{V}_{\mathrm{F}(\mathrm{OFF})}\right.$ ) during common mode transients. For example, during a $-\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}$ transient in Figure 31, the current flowing through $\mathrm{C}_{\text {LEDP }}$ also flows through the $\mathrm{R}_{\mathrm{SAT}}$ and $\mathrm{V}_{\mathrm{SAT}}$ of the logic gate. As long as the low state voltage developed across the
logic gate is less than $\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}$, the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 32, cannot keep the LED off during a $+\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}$ transient, since all the current flowing through $\mathrm{C}_{\text {LEDN }}$ must be supplied by the LED, and it is not recommended for applications requiring ultra high $\mathrm{CMR}_{\mathrm{L}}$ performance. Figure 33 is an alternative drive circuit which, like the recommended application circuit (Figure 25), does achieve ultra high CMR performance by shunting the LED in the off state.

## Under Voltage Lockout Feature

The HCPL-3150/315J contains an under voltage lockout (UVLO) feature that is designed to protect the IGBT under fault conditions which cause the HCPL-3150/315J supply voltage (equivalent to the fully-charged IGBT gate voltage) to drop below a level necessary to keep the IGBT in a low resistance state. When the HCPL-3150/315J output is in the high state and the supply voltage drops below the HCPL-3150/315J V UvLo. threshold ( $9.5<\mathrm{V}_{\text {UvLO }}<12.0$ ), the optocoupler output will go into the low state with a typical delay, UVLO Turn Off Delay, of $0.6 \mu \mathrm{~s}$. When the HCPL-3150/315J output is in the low state and the supply voltage rises above the HCPL-3150/315J V ${ }_{\text {UVLO }}+$ threshold (11.0 < $\mathrm{V}_{\text {UvLO }}<13.5$ ), the optocoupler will go into the
high state (assuming LED is
"ON") with a typical delay, UVLO
TURN On Delay, of $0.8 \mu \mathrm{~s}$.

## IPM Dead Time and Propagation Delay Specifications

The HCPL-3150/315J includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 25) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices from the highto the low-voltage motor rails.

To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 34. The amount of delay necessary to achieve this conditions is equal to the maximum value of the propagation delay difference specification, $\mathrm{PDD}_{\mathrm{MAX}}$, which is specified to be 350 ns over the operating temperature range of $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the
maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 35. The maximum dead time for the HCPL-3150/315J is 700 ns ( $=350 \mathrm{~ns}-(-350 \mathrm{~ns})$ ) over an operating temperature range of $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.


Figure 29. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.


Figure 30. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.


Figure 31. Equivalent Circuit for Figure 25 During Common Mode Transient.


Figure 32. Not Recommended Open Collector Drive Circuit.

*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS
ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 34. Minimum LED Skew for Zero Dead Time.


Figure 33. Recommended LED Drive Circuit for Ultra-High CMR.

*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 35. Waveforms for Dead Time.


Figure 36. Under Voltage Lock Out.


Figure 37a. HCPL-3150: Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.


Figure 37b. HCPL-315J: Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.


[^0]:    **Approval Pending.
    *Refer to the front of the optocoupler section of the current Catalog, under Product Safety Regulations section, (VDE 0884) for a detailed description of Method a and Method b partial discharge test profiles.
    Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

