

## 51C87 8192 x 8 BIT CHMOS INTEGRATED RAM


	51C87-12	51C87-15	51C87-20
Maximum Access Time (ns)	120	150	200
Maximum Cycle Time (ns)	175	220	330
Maximum Current (mA)	40	40	40

- Low Voltage Data Retention
- Fast Access Time
- Low Standby Current - 200  $\mu$ A
- Low Operating Current - 40 mA
- CHMOS III-D technology
- Latched Address Inputs
- Simple user controlled refresh
- Low Input/Output Capacitance
- Fully TTL and HCT Compatible
- High Reliability Plastic — 28 Pin DIP

The Intel 51C87 is a high speed 8192 word x8-bit integrated random access memory (iRAM) fabricated on Intel's CHMOS III-D technology, offering high speed and low power. Simple user controlled refresh and integrated refresh control provides static RAM characteristics at a considerable price reduction. The inputs and outputs are fully TTL and HCT compatible and have significantly lower capacitances to allow increased system performance.

These features make the 51C87 ideally suited for microcontroller applications and incorporates many requisite system features including low power dissipation, automatic initialization, extended cycle operation and two-line control to eliminate bus contention.

### PIN CONFIGURATION



### PIN NAMES

$\overline{CE}$	CHIP ENABLE
$\overline{OE}$	OUTPUT ENABLE
$\overline{WE}$	WRITE ENABLE
A <sub>0</sub> -A <sub>12</sub>	ADDRESS INPUTS
I/O <sub>0</sub> -I/O <sub>7</sub>	INPUT/OUTPUT PINS
$\overline{REFEN}$	REFRESH ENABLE
VCC	POWER (+ 5V)
VSS	GROUND

A1818

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

**ABSOLUTE MAXIMUM RATINGS†**
**Ambient Temperature Under**

Bias ..... -10°C to +80°C

Storage Temperature . . . Plastic -55 °C to +125°C

**Voltage on Any Pin except V<sub>CC</sub> and D<sub>OUT</sub>**

 Relative to V<sub>SS</sub> ..... -2.0 to 7.0V

 Voltage on V<sub>CC</sub> Relative to V<sub>SS</sub> ..... -1.0V to 7.0V

**Voltage on D<sub>OUT</sub>**

 Relative to V<sub>SS</sub> ..... -2.0V to V<sub>CC</sub> + 1V

Data Out Current ..... 50 mA

Power Dissipation ..... 1.0W

**†COMMENT**

Stresses above those listed under "Absolute Maximum Rating" may cause damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS<sup>1</sup>**

 T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

Symbol	Parameter	51C87			Unit	Test Conditions	Notes
		Min.	Typ. <sup>2</sup>	Max.			
I <sub>CC</sub>	Operating Current			40	mA	Minimum Cycle Time	3
I <sub>SB1</sub>	Standby Current TTL			2	mA	$\overline{CE} = V_{IH}$	
I <sub>SB2</sub>	Standby Current Extended Refresh			200	μA	$\overline{CE} \geq V_{CC} - 0.5V$ $REFEN = V_{SS} + 0.2V$	
I <sub>SB3</sub>	Standby Current CMOS			50	μA	$\overline{CE} \geq V_{CC} - 0.5V$ $REFEN = V_{CC} - 0.5V$	7
V <sub>DR</sub>	V <sub>CC</sub> Voltage for Data Retention	3.0			V	$\overline{CE} \geq V_{DR} - 0.2V$ $V_{IN} = V_{SS}$ to $V_{DR}$ $REFEN = V_{SS} + 0.2V$	6
I <sub>DR</sub>	Data Retention Current		50	200	μA	V <sub>CC</sub> = 3.0V $\overline{CE} \geq 2.8V$ $V_{IN} = V_{SS}$ to $V_{DR}$ $REFEN = V_{SS} + 0.2 V$	
I <sub>LI</sub>	Input Load Current			10	μA	V <sub>IH</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
I <sub>LO</sub>	Output Leakage Current			10	μA	$\overline{OE} = V_{IH}$	
V <sub>IL</sub>	Input Low Voltage	-0.3		0.8	V		1,4
V <sub>IH</sub>	Input High Voltage	2.4		V <sub>CC</sub> + 1	V		1
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 2.1 mA	1,5
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -1 mA	1,5

**NOTES FOR D.C. CHARACTERISTICS:**

- All voltages referenced to V<sub>SS</sub>.
- Typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = +5V.
- I<sub>CC</sub> is dependent on output loading when the device output is selected. Specified I<sub>CC</sub> (max) is measured with the outputs open.
- Specified V<sub>IL</sub> min is steady state operation. All A.C. parameters are measured with V<sub>IL(min)</sub> ≥ V<sub>SS</sub> and V<sub>IH(max)</sub> ≤ V<sub>CC</sub>. During transitions the input may overshoot to -1.0V for periods not to exceed 20 nsec.
- Test conditions apply only for D.C. Characteristics. All A.C. parameters are measured with a load equivalent to two TTL loads and 100 pF.
- V<sub>CC</sub> to V<sub>DR</sub> voltage slew rate must be greater than or equal to 10 ms/V.
- Valid only after initialization.

**CAPACITANCE†**

Symbol	Parameter	Typ.	Max	Unit
C <sub>IN1</sub>	Address, D <sub>IN</sub>		6	pF
C <sub>IN2</sub>	$\overline{CE}$ , $\overline{OE}$ , $\overline{WE}$ , REFEN		6	pF
C <sub>OUT</sub>	D <sub>OUT</sub>		6	pF

†NOTE:

Capacitance is measured at worst case voltage levels with a programmable capacitance meter.

**A.C. CHARACTERISTICS**


T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

**Read Cycle ( $\overline{WE} = V_{IH}$ )**

JEDEC Symbol	Parameter	51C87-12		51C87-15		51C87-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
T <sub>ELEL</sub>	Cycle Time	175		220		330		ns	
T <sub>ELOV</sub>	Access Time from $\overline{CE}$		120		150		200	ns	
T <sub>GLOV</sub>	Access Time from $\overline{OE}$		60		70		90	ns	
T <sub>ELEH</sub>	$\overline{CE}$ Pulse Width	25		25		25		ns	
T <sub>EHEL</sub>	$\overline{CE}$ High Time	15		15		15		ns	
T <sub>AVEL</sub>	Address Set-Up Time	0		0		0		ns	
T <sub>ELAX</sub>	Address Hold Time	20		25		30		ns	
T <sub>GLEL</sub>	$\overline{OE}$ low to next $\overline{CE}$ low	100		120		150		ns	
T <sub>GHLEL</sub>	$\overline{OE}$ high to next $\overline{CE}$ low	15		15		15		ns	
T <sub>GHOX</sub>	$\overline{OE}$ high to Data Float		40		45		55	ns	1
T <sub>ELGL</sub>	$\overline{CE}$ low to $\overline{OE}$ low		10000		10000		10000	ns	2
T <sub>GLEH</sub>	$\overline{OE}$ low to $\overline{CE}$ high	20		20		20		ns	

**WAVEFORMS**

**Read Cycle**



A1819

**A.C. CHARACTERISTICS**


T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

**Write Cycle ( $\overline{OE} = V_{IH}$ )**

JEDEC Symbol	Parameter	51C87-12		51C87-15		51C87-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
T <sub>ELEL</sub>	Cycle Time	175		220		330		ns	
T <sub>ELEH</sub>	$\overline{CE}$ Pulse Width	25		25		25		ns	
T <sub>EHEL</sub>	$\overline{CE}$ High Time	15		15		15		ns	
T <sub>AVEL</sub>	Address Set-Up Time	0		0		0		ns	
T <sub>ELAX</sub>	Address Hold Time	20		25		35		ns	
T <sub>WLWL</sub>	$\overline{WE}$ low to next $\overline{CE}$	120		150		200		ns	
T <sub>WLWH</sub>	$\overline{WE}$ Pulse Width	20		30		40		ns	
T <sub>WHEL</sub>	$\overline{WE}$ high to next $\overline{CE}$ low	15		15		15		ns	
T <sub>DVWL</sub>	Data Set-Up to $\overline{WE}$ low	0		0		0		ns	3
T <sub>WLDX</sub>	Data Hold from $\overline{WE}$ low	20		25		35		ns	3
T <sub>ELWL</sub>	$\overline{CE}$ low to $\overline{WE}$ low		10000		10000		10000	ns	3
T <sub>WLEH</sub>	$\overline{WE}$ low to $\overline{CE}$ high	20		20		20		ns	

**WAVEFORMS**

**Write Cycle**



A1620A

**A.C. CHARACTERISTICS**


T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

**False Memory Cycle ( $\overline{OE}$  and  $\overline{WE} = V_{IH}$ )**

JEDEC Symbol	Parameter	51C87-12		51C87-15		51C87-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
T <sub>ELEL</sub>	Cycle Time	175		220		330		ns	
T <sub>ELEHF</sub>	$\overline{CE}$ Pulse Width	25	10000	25	10000	25	10000	ns	8
T <sub>EHFL</sub>	$\overline{CE}$ High Time for F.M.C.	90		125		175		ns	9
T <sub>AVEL</sub>	Address Set-Up Time	0		0		0		ns	
T <sub>ELAX</sub>	Address Hold Time	20		25		35		ns	
T <sub>EHFLF</sub>	$\overline{CE}$ high to $\overline{REFEN}$ low after F.M.C.	100		135		150		ns	
T <sub>RFHEL</sub>	$\overline{REFEN}$ high to $\overline{CE}$ low	15		15		15		ns	

**WAVEFORMS**

**False Memory Cycle**



A1621A

**A.C. CHARACTERISTICS**


$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

**Refresh Cycle**


JEDEC Symbol	Parameter	51C87-12		51C87-15		51C87-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
$T_{ELRFL}$	$\overline{CE}$ low to $\overline{REFEN}$ low	0		0		0		ns	
$T_{RFLLEL}$	$\overline{REFEN}$ low to $\overline{CE}$ low	175		220		330		ns	5
$T_{RFHEL}$	$\overline{REFEN}$ high to $\overline{CE}$ low	15		15		15		ns	
$T_{RFLRFH}$	$\overline{REFEN}$ pulse width	20	5000	25	5000	30	5000	ns	4
$T_{LELRF}$	Cycle time with a refresh cycle	350		440		660		ns	
$T_{RFLRFL}$	$\overline{REFEN}$ cycle time to guarantee refresh		31000		31000		31000	ns	
$T_{RFHELE}$	$\overline{REFEN}$ high to $\overline{CE}$ low - extended cycle	170		220		330		ns	4,7
$T_{RFLRFHE}$	$\overline{REFEN}$ pulse width - extended cycle	5000		5000		5000		ns	4
$T_{RFHAFLE}$	$\overline{REFEN}$ high time - extended cycle	175		220		330		ns	4
$T_{VCCRFL}$	$V_{CC}$ Min to $\overline{REFEN}$ low - data retention		100		100		100	ns	
$T_{VCCR FH}$	$V_{CC}$ Min to $\overline{REFEN}$ high - data retention	0		0		0		ns	

**WAVEFORMS**


**Standard Refresh Cycle<sup>6</sup>**



**Hidden Refresh Cycle<sup>6</sup>**



**Low Voltage Data Retention**




**A.C. CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

**WAVEFORMS**

**Extended Cycle<sup>4</sup> Refresh**




A1823


**NOTES FOR A.C. CHARACTERISTICS:**

1. Transition is measured  $\pm 500$  mV from steady state logic level.
2. If  $\overline{\text{OE}}$  low occurs before  $\overline{\text{CE}}$  then  $T_{GLOW}$ ,  $T_{GUEL}$ , and  $T_{GUEH}$  are referenced from  $\overline{\text{CE}}$  low.
3. If  $\overline{\text{WE}}$  low occurs before  $\overline{\text{CE}}$  then  $T_{WLEL}$ ,  $T_{WLNH}$ ,  $T_{DWML}$ ,  $T_{WLDX}$  and  $T_{WLEH}$  are referenced from  $\overline{\text{CE}}$  low.
4. Extended cycles occur when the  $\overline{\text{REFEN}}$  pulse width is  $> 5 \mu\text{sec}$ .
5. Only to guarantee  $T_{ELQV}$  min on next cycle. Otherwise  $T_{RFL}$  min is zero.
6.  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$  = don't care.
7.  $T_{RFHELE} > T_{RFL}$ .
8. Maximum applies for F.M.C. only.
9. Note  $T_{HELF} > T_{HEL}$ .

**TYPICAL OUTPUT SOURCE CURRENT**  
 $I_{OH}$  VS.  $V_{OH}$



**TYPICAL OUTPUT SINK CURRENT**  
 $I_{OL}$  VS.  $V_{OL}$



## FUNCTIONAL DESCRIPTION

The 51C87 has four control pins:  $\overline{CE}$  (Chip Enable),  $\overline{OE}$  (Output Enable),  $\overline{WE}$  (Write Enable), and  $\overline{REFEN}$  (Refresh Enable). These control lines select and control the operation of the iRAM.

$\overline{CE}$  is the general purpose chip enable line. It is an edge triggered signal that controls several internal operations. An access cycle begins with the leading (falling) edge of  $\overline{CE}$ . At this time, the external address is latched into the 51C87 and is held throughout the current cycle.  $\overline{CE}$  may be pulsed or it may remain low throughout the cycle.

$\overline{OE}$  selects a read cycle and controls the output data bus. When  $\overline{OE}$  goes active (low) during a read cycle, the output drivers of the 51C87 are enabled. Data remains valid on the output lines as long as  $\overline{OE}$  is active - independent of the state of  $\overline{CE}$ .

$\overline{WE}$  is the edge triggered input that defines a write cycle. During write cycles, data is latched from the external bus into the 51C87 by the leading (falling) edge of  $\overline{WE}$ .  $\overline{WE}$  and  $\overline{OE}$  may not be active during the same cycle.

$\overline{REFEN}$  initiates the internal refresh cycles of the 51C87. A refresh cycle is queued when  $\overline{REFEN}$  goes active (low) and will start either immediately or after the present access cycle is completed. An internal refresh address counter provides the refresh address.

## ACCESS CYCLES

### Read Cycle

A read cycle is initiated by  $\overline{CE}$  and  $\overline{OE}$  both going active low during the same cycle.  $\overline{CE}$  may be either pulsed to initiate a cycle or held active low throughout the cycle.  $\overline{OE}$  is a logic level;  $\overline{OE}$  controls the 51C87 data output bus. Access times are specified from both  $\overline{OE}$  and  $\overline{CE}$ . Data remains on the data bus until  $\overline{OE}$  returns inactive (high) independent of  $\overline{CE}$ .  $\overline{WE}$  may not go active low during a Read cycle.

### Write Cycle

A write cycle is initiated by  $\overline{CE}$  and  $\overline{WE}$  going active low during the same cycle.  $\overline{CE}$  may be a pulse or a logic level.  $\overline{WE}$  leading edge latches data from the bus into the 51C87.  $\overline{OE}$  may not go active low during a Write cycle.

### False Memory Cycle

A false memory cycle (FMC) occurs when  $\overline{CE}$  goes active (low), and  $\overline{OE}$  and  $\overline{WE}$  remain inactive (high). No memory cycle is performed, but address set-up and hold times must be met to guarantee the integrity of internal data. During an FMC, the 51C87 performs a refresh cycle on the externally addressed row.

Note that some of the  $\overline{CE}$  timing specifications for an FMC differ from those of a read of write cycle.

## OTHER OPERATING MODES

### Refresh Operation

The 51C87 supports three refresh modes. Two are controlled externally. The third mode can be enabled when the 51C87 is not accessed for extended periods of time (during system stand-by or extended cycle operation). An internal refresh timer guarantees refresh to maintain data integrity.

A refresh cycle is initiated by the leading (falling) edge of  $\overline{REFEN}$ . Once a refresh cycle begins, cycle operation is internal and automatic.  $\overline{REFEN}$  may go inactive (high) after the minimum active low pulse time has been met. Addresses are supplied by the internal refresh address counter. To guarantee internal data integrity,  $\overline{REFEN}$  must be strobed at least 256 times in every 4 millisecond period.  $\overline{REFEN}$  pulses may be distributed or grouped (burst mode). Both  $\overline{REFEN}$  and  $\overline{CE}$  may be active low concurrently as long as enough time is allowed for both an access and a refresh cycle before the next  $\overline{CE}$  low (i.e.  $T_{ELELRF}$ ).

The 51C87 may also be refreshed by performing Read, Write, or False Memory cycles on all 256 rows (A0-A6,A12) within a four millisecond period.

### Extended Cycles Operation

Extended cycle operation is defined as holding  $\overline{OE}$  or  $\overline{WE}$  valid (low) for indefinite periods. ( $\overline{CE}$  is allowed to return high). Data will remain valid on the bus as long as  $\overline{OE}$  is valid.  $\overline{WE}$  latches data on the leading (falling) edge. Throughout the remainder of the extended cycle, data may change on the external lines without affecting the contents of the iRAM.

To guarantee refresh of the iRAM array during extended cycles, at reduced data retention voltages or during system standby,  $\overline{REFEN}$  must go active low. While  $\overline{REFEN}$  is low, an internal timer guarantees that the iRAM array is adequately refreshed, thus insuring data integrity. Refresh cycles will occur automatically, even if  $\overline{OE}$  or  $\overline{WE}$  remains low. Note that if  $\overline{REFEN}$  is not enabled (low), proper refresh of the 51C87 cannot be guaranteed during extended cycles or system standby.

Once  $\overline{REFEN}$  returns inactive (high), there are two timing specifications that must be met before the iRAM is accessed again. These are  $T_{RFLEL}$  and  $T_{RFHEL}$ .

### Initialization

The 51C87 is initialized by holding  $\overline{REFEN}$  active (low) and all other inputs inactive (high) during power-up and for 100 microseconds after  $V_{CC}$  is within specification. Normal operation may begin immediately after initialization.



Additionally, initialization can be done by performing 256 cycles (READ, WRITE or FMC) after  $V_{CC}$  is within specification.

### Interfacing Considerations

The 51C87 is an edge enabled RAM. A stable  $\overline{CE}$  clock is necessary to avoid accidentally selecting the RAM. Generally, stable select signals are desirable in all types of microsystem applications. Most common decoding circuits allow addresses to flow directly through the decoder (i.e. decoder permanently enabled). This technique may allow false decoder outputs to occur when addresses are in transition. This may result in false  $\overline{CE}$  signals and potentially, invalid memory requests. A sim-

ple gating circuit will inhibit enabling the decoder until addresses are valid at the decoder inputs.

Another interfacing consideration is the relationship between  $\overline{WE}$  and valid data. The 51C87 performs a write operation on the leading edge of  $\overline{WE}$ . In a minimum mode 8088 or 8086 system,  $\overline{WE}$  occurs before data is valid. A cross-coupled NAND gate configuration on the  $\overline{WR}$  signal will prevent this from occurring. This implementation also guarantees valid data on the rising (trailing) edge of  $\overline{WE}$  to maintain compatibility with fully static RAMs. (For maximum mode 8088 or 8086 operation, the control signal  $\overline{MWTC}$  directly from the 8288 bus controller serves the same function.)