

# DM74ALS652/74ALS652-1 Octal TRI-STATE® Bus Transceiver and Register

## **General Description**

This device incorporates an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high level logic drive provide this device with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ALS652-1 version features the same performance as the standard versions, with the addition of increased current drive capability to meet the current requirements of various bus architectures. For all ALS-1 products, the recommended maximum  $\rm I_{OL}$  is increased to 48 mA.


The registers in the 'ALS652 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register. The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable (GAB and  $\overline{\text{G}}\text{BA}$ ) control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

### **Features**

- Maximum I<sub>OL</sub> increased to 48 mA for 'ALS652-1 product
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Independent registers and enables for A and B buses
- Multiplexed real-time and stored data

# **Connection Diagram**



TL/F/9174-1

Order Number DM74ALS652NT, 74ALS652-1NT, DM74ALS652WM or 74ALS652-1WM See NS Package Number M24B or N24C

## **Absolute Maximum Ratings**

 Supply Voltage
 7V

 Input Voltage
 7V

 Control Inputs
 7V

 I/O Ports
 5.5V

 Operating Free-Air Temperature Range
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Typical  $\theta_{\rm JA}$  N Package 44.5°C/W M Package 80.5°C/W

Note: This product meets application requirements of 500 temperature cycles from  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ .

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Cumbal	Parameter	DM74	Umita			
Symbol	Parameter	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V	
$V_{IH}$	High Level Input Voltage	2			V	
V <sub>IL</sub>	Low Level Input Voltage			0.8	V	
Гон	High Level Output Current				-15	mA
loL	Low Level Output Current	ALS652			24	mA
		ALS652-1			48	
f <sub>CLK</sub>	Clock Frequency		0		40	MHz
tw	Pulse Duration, Clocks Low or	12.5			ns	
t <sub>SU</sub>	Data Setup Time, A before CA B before CBA	10↑			ns	
t <sub>H</sub>	Data Hold Time, A after CAB o B after CBA	0↑			ns	
T <sub>A</sub>	Free Air Operating Temperatur	0		70	°C	

 <sup>=</sup> with reference to the low to high transition of the respective clock.

# **Electrical Characteristics** over recommended free air temperature range

Symbol	Parameter	Test (	Min	Тур	Max	Units		
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$			-1.2	V		
V <sub>OH</sub>	High Level Output	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$ $I_{OH} = -0.4 \text{ mA}$		V <sub>CC</sub> – 2				
	Voltage	V <sub>CC</sub> = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
			I <sub>OH</sub> = Max	2				
V <sub>OL</sub>	Low Level Output	V <sub>CC</sub> = Min	I <sub>OL</sub> = 12 mA		0.25	0.4		
	Voltage		I <sub>OL</sub> = 24 mA		0.35	0.5	V	
			$I_{OL} = 48 \text{ mA}$		0.35	0.5	1	
-l <sub>l</sub>	Input Current at Max	V <sub>CC</sub> = Max	I/O Ports, V <sub>I</sub> = 5.5V			100	Δ	
	Input Voltage		Control Inputs, V <sub>I</sub> = 7V			100	- μΑ	
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V, (Note 1)				20	μΑ	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max,	Control Inputs			-200	μΑ	
		V <sub>I</sub> = 0.4V (Note 1)	I/O Ports			-200		
l <sub>0</sub>	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA	
Icc	Supply Current	V <sub>CC</sub> = Max	Outputs High		47	76		
			Outputs Low		55	88	mA	
			Outputs Disabled		55	88		

 $\textbf{Note 1:} \ \text{For I/O ports the TRI-STATE output currents (} I_{OZH} \ \text{and } I_{OZL} \text{)} \ \text{are included in the } I_{IH} \ \text{and } I_{IL} \ \text{parameters.}$ 

Switching Characteristics	over recommended operating free air temperature range (Notes 1, 2)
---------------------------	--

Symbol	Parameter	Conditions	From (Input)	DM74ALS652/ 74ALS652-1		Units	
			To (Output)	Min	Max		
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	CBA or CAB to A or B	10	30	ns		
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min \text{ to } Max$	CBA or CAB to A or B	5	17	ns	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output		A or B to B or A	5	18	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		A or B to B or A	3	12	ns	
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	12	35	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	6	20	ns	
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	6	25	ns	
<sup>t</sup> PHL	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	5	20	ns	
t <sub>PZH</sub>	Output Enable Time to High Level Output		GBA to A	3	17	ns	
t <sub>PZL</sub>	Output Enable Time to Low Level Output		GBA to A	5	18	ns	
t <sub>PHZ</sub>	Output Disable Time from High Level Output		GBA to A	1	10	ns	
t <sub>PLZ</sub>	Output Disable Time from Low Level Output		GBA to A	2	16	ns	
t <sub>PZH</sub>	Output Enable Time to High Level Output		GAB to B	6	22	ns	
t <sub>PZL</sub>	Output Enable Time to Low Level Output		GAB to B	6	18	ns	
t <sub>PHZ</sub>	Output Disable Time from High Level Output		GAB to B	1	10	ns	
$t_{PLZ}$	Output Disable Time from Low Level Output		GAB to B	2	16	ns	

Note 1: See Section 5 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

# **Function Table**

Inputs			Data I/O (Note 3)		Operation or Function			
GAB	GBA	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation of Function
Х	Н	1	H/L	Х	Х	Input	Not Specified	Store A, Hold B
L	Х	H/L	<b>↑</b>	Х	Х	Not Specified	Input	Store B, Hold A
L	Н	1	$\uparrow$	Х	Х	Input	Input	Store A and B Data
L	Н	H/L	H/L	Х	Х	Input	Input	Isolation, Hold Storage
L	L	Х	Χ	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H/L	Х	Н	Output	Input	Stored B Data to A Bus
Н	Н	Х	Χ	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	1	<b>↑</b>	Х	Х	Input	Output	Stored A Data to B Bus
Н	Н	1	1	X (Note 4)	Х	Input	Output	Store A in both Registers
L	L	1	1	Х	X (Note 4)	Output	Input	Store B in both Registers


Note 3: The data output functions may be enabled or disabled by various signals at the  $\overline{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

Note 4: Select control = L; clocks can occur simultaneously


 $\label{eq:Selection} \textbf{Select control} = \textbf{H}; \textbf{clocks must be staggered in order to load both registers}.$ 

H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels, including transitions), H/L = Either Low or High Logic Level excluding transitions, ↑ = Positive-going edge of pulse.

# **Logic Diagram**



TL/F/9174-2



#### Physical Dimensions inches (millimeters) (Continued) 1.243 - 1.270 (31.57 - 32.26) 0.092 (2.337) MAX 24 23 22 21 20 19 18 17 16 15 14 13 0.032 (0.813) OPTION 2 RAD 0.260 ± 0.005 PIN NO. 1 (6.604±0.127) 1 2 3 4 5 6 7 8 9 10 11 12 OPTION 2 EJECTOR PINS OPTIONAL 0.062 (1.575) (7.62 - 8.128)0.040 (1.016) TYP 0.130±0.005 (3.302±0.127) - 0.020 (0.508) 0.145 - 0.200 MIN (3.683 - 5.080) 0.009 - 0.0150.065 (0.229 - 0.381)(1.651) 0.280 $\frac{0.018 \pm 0.003}{(0.457 \pm 0.076)}$ (3.175 – 3.556) MIN (7.112) $0.325 \begin{array}{l} +0.040 \\ -0.015 \end{array}$ $0.075 \pm 0.015$ MIN $(1.905 \pm 0.381)$ $8.255 + 1.016 \\ -0.381$ 0.100 ± 0.010 90°±4° TYP (2.54 ± 0.254) TYP N24C (REV F)

Molded Dual-In-Line Package (NT) Order Number DM74ALS652NT or 74ALS652-1NT **NS Package Number N24C** 

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

**National Semiconductor** Europe

Fax: +49 (0) 180-530 85 86

Fax: +49 (0) 180-530 so so Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 95 58 Italiano Tel: +49 (0) 180-534 16 80

**National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408