## 8-bit universal shift/storage register with synchronous reset and common I/O pins (3-State)

## FEATURES

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: Shift left, shift right, load, and store
- 3-State outputs for bus-oriented applications


## DESCRIPTION

The 74F323 is an 8-bit universal shift/storage register with 3-State outputs. Its function is similar to the 74F299 with the exception of synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin counts. Separate serial inputs and outputs are provided for flip-flops Q0 and Q7 to allow easy serial cascading. Four modes of operation are possible: Hold (store), shift left, shift right, and parallel load.

The 74F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load, and hold operations. The type of operation is determined by S0 and S1, as shown in the Function Table. All flip-flop outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A Low signal on SR overrides the Select and inputs and allows the flip-flops to be reset by the next rising edge of clock. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of clock are observed.
A High signal on either $\overline{O E} 0$ or $\overline{O E} 1$ disables the 3-State buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both S0 and S1 in preparation for a parallel load operation.

## PIN CONFIGURATION



| TYPE | TYPICAL $\mathrm{f}_{\text {MAX }}$ | TYPICAL <br> SUPPLY CURRENT <br> (TOTAL) |
| :---: | :---: | :---: |
| 74 F 323 | 115 MHz | 55 mA |

## ORDERING INFORMATION

| DESCRIPTION | ORDER CODE |
| :---: | :---: |
|  | COMMERCIAL RANGE <br> $\mathbf{V}_{\mathbf{C C}}=\mathbf{5 V} \pm \mathbf{1 0 \%}, \mathrm{T}_{\mathrm{amb}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{7 0}{ }^{\circ} \mathbf{C}$ <br> 20-pin plastic DIP$\quad$ N74F323N |
| 20-pin plastic SOL | N74F323D |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | 74F(U.L.) <br> HIGH/LOW | LOAD VALUE <br> HIGH/LOW |
| :--- | :--- | :---: | :---: |
| DS0 | Serial data input for right shift | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| DS7 | Serial data input for left shift | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| S0, S1 | Mode select inputs | $1.0 / 2.0$ | $20 \mu \mathrm{~A} / 1.2 \mathrm{~mA}$ |
| CP | Clock pulse input (Active rising edge) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| SR | Synchronous Reset input (Active Low) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| $\overline{\mathrm{OE} 0, ~} \mathrm{OE} 1$ | Output Enable input (Active Low) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| Q0, Q7 | Serial outputs | $50 / 33$ | $20 \mu \mathrm{~A} / 20 \mathrm{~mA}$ |
| I/On | Multiplexed parallel data inputs or | $3.5 / 1.0$ | $70 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
|  | 3-State parallel outputs | $150 / 40$ | $3.0 \mathrm{~mA} / 24 \mathrm{~mA}$ |

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: $20 \mu \mathrm{~A}$ in the High State and 0.6 mA in the Low state.

## 8-bit universal shift/storage register with synchronous

 reset and common I/O pins (3-State)LOGIC SYMBOL


LOGIC SYMBOL (IEEE/IEC)


FUNCTION TABLE

| INPUTS |  |  |  |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OEn | SR | S1 | S0 | CP |  |
| L | L | X | X | $\uparrow$ | Synchronous Reset; Q0- Q7 = Low |
| L | H | H | H | $\uparrow$ | Parallel load; I/On $\rightarrow$ Qn |
| L | H | L | H | $\uparrow$ | Shift right; DS0 $\rightarrow$ Q0, Q0 $\rightarrow$ Q1, etc. |
| L | H | H | L | $\uparrow$ | Shift left; DS7 $\rightarrow$ Q7, Q7 $\rightarrow$ Q6, etc. |
| L | H | L | L | X | Hold |
| H | X | X | X | X | Outputs disabled (3-state) |

$\mathrm{H}=$ High voltage level
L = Low voltage level
$\mathrm{X}=$ Don't care
$\uparrow=$ Low-to-High clock transition

## 8-bit universal shift/storage register with synchronous reset and common I/O pins (3-State)

## LOGIC DIAGRAM



## 8-bit universal shift/storage register with synchronous reset and common I/O pins (3-State)

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input current | -30 to +5 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | Voltage applied to output in High output state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{OUT}}$ | Current applied to output in Low output state | 40 | mA |
|  |  | $\mathrm{Q}, \mathrm{Q} 7$ | $\mathrm{I} / \mathrm{On}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | 48 | mA |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input clamp current |  |  |  | -18 | mA |
| ${ }^{\mathrm{IOH}}$ | High-level output current | Q0, Q7 |  |  | -1 | mA |
|  |  | I/On |  |  | -3 | mA |
| lob | Low-level output current | Q0, Q7 |  |  | 20 | mA |
|  |  | I/On |  |  | 24 | mA |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## 8-bit universal shift/storage register with synchronous reset and common I/O pins (3-State)

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER |  | TEST CONDITIONS ${ }^{1}$ |  |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{2}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | Q0, Q7 |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN} \end{aligned}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ | $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ | 2.5 |  |  | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {cc }}$ | 2.7 | 3.4 |  |  |  | V |
|  |  | I/On | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | $\pm 10 \% \mathrm{~V}_{\text {CC }}$ | 2.5 |  |  |  | V |
|  |  |  |  | $\pm 5 \% \mathrm{~V}_{\text {CC }}$ | 2.7 |  | 3.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN} \end{aligned}$ | $\mathrm{loL}=\mathrm{MAX}$ | $\pm 10 \% \mathrm{~V}_{\text {CC }}$ |  | 0.35 | 0.50 | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {cc }}$ |  |  | 0.35 | 0.50 | V |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{IK}}$ |  |  |  | -0.73 | -1.2 | V |
| 1 | Input current at maximum input voltage | others | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | I/On | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| IIH | High-level input current | except <br> I/On | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low-level input current | S0, S1 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ |  |  |  |  | -1.2 | mA |
|  |  | others |  |  |  |  |  | -0.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}+\mathrm{l}_{\text {OZH }}$ | Off-state output current, High-level voltage applied | I/On only | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  |  |  | 70 | $\mu \mathrm{A}$ |
| IIL + lozL | Off-state output current Low-level voltage applied |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  |  |  | -0.6 | mA |
| los | Short-circuit output current ${ }^{3}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  |  | -60 |  | -150 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Supply current (total) | $\mathrm{I}_{\mathrm{CCH}}$ | $V_{C C}=\mathrm{MAX}$ |  |  |  | 55 | 75 | mA |
|  |  | $\mathrm{I}_{\text {CCL }}$ |  |  |  |  | 65 | 90 | mA |
|  |  | ICCZ |  |  |  |  | 55 | 85 | mA |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER |  | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | 1/O |  | Waveform 1 | 70 | 100 |  | 70 |  | MHz |
|  |  | Qn |  |  | 85 | 115 |  | 85 |  | MHz |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PH}} \\ & \hline \end{aligned}$ | Propagation delay CP to Q0 or Q7 |  | Waveform 1 | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay CP to I/On |  | Waveform 1 | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 10.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\text {PZH }} \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | Output Enable time Sn, OE to I/On |  | Waveform 3 <br> Waveform 4 | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{gathered} 9.0 \\ 11.0 \end{gathered}$ | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 11.5 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pHZ}} \\ & \mathrm{t} \mathrm{tpLZ} \\ & \hline \end{aligned}$ | Output Disable time Sn , OE to $\mathrm{I} / \mathrm{On}$ |  | Waveform 3 <br> Waveform 4 | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ |

## AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low S0 or S1 to CP | Waveform 2 | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ |  |  | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low S0 or S1 to CP | Waveform 2 | 0 0 |  |  | 0 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low I/O0, DS0 or DS7 to CP | Waveform 2 | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ |  |  | $\begin{aligned} & \hline 4.0 \\ & 4.0 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low I/O0, DS0 or DS7 to CP | Waveform 2 | 0 |  |  | 0 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low SR to CP | Waveform 2 | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low SR to CP | Waveform 2 | 0 0 |  |  | 0 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | CP Pulse width, High or Low | Waveform 1 | $\begin{aligned} & \hline 3.5 \\ & 3.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  | ns |

## 8-bit universal shift/storage register with synchronous reset and common I/O pins (3-State)

## AC WAVEFORMS

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$
The shaded areas indicate when the input is permitted to change for predictable output performance.


SF00885
Waveform 2. Data, Select and Reset Setup and Hold Times

Waveform 1. Propagation Delay, Clock Input to Output,
Clock Pulse Width, and Maximum Clock Frequency


Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :--- | :--- |
| tPLZ | closed |
| tpZL | closed |
| All other | open |



Input Pulse Definition

## DEFINITIONS:

$R_{L}=$ Load resistor;
see AC electrical characteristics for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\text {OUT }}$ of pulse generators.

| family | INPUT PULSE REQUIREMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | amplitude | $\mathbf{V}_{\mathbf{M}}$ | rep. rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{T L H}}$ | $\mathbf{t}_{\mathbf{T H L}}$ |
| 74 F | 3.0 V | 1.5 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

