

OCTAL TRANSPARENT LATCH

(With 3-State Outputs)

DESCRIPTION — The '373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	OUT	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$		
Plastic DIP (P)	Α	74LS373PC		9Z	
Ceramic DIP(D)	Α	74LS373DC	54LS373DM	4E	
Flatpak (F)	А	74LS373FC	54L\$373FM	4F	

PINOUT A ŌE 1 20 VCC **19** O₇ 00 2 18 D7 D₀ 3 17 D₆ 16 O₆ 01 5 15 O₅ 02 6 14 D₅ D₂ 7 13] D4 12 04 O₃ 9 11 LE GND 10

CONNECTION DIAGRAM

LOGIC SYMBOL




V_{CC} = Pin 20 GND = Pin 10

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
2 D7	Data Inputs	0.5/0.25
Ε	Latch Enable Input (Active HIGH)	0.5/0.25
<u>DE</u>	Output Enable Input (Active LOW)	0.5/0.25
LE OE O ₀ — O ₇	3-State Latch Outputs	65/15
		(25)/(7.5)

FUNCTIONAL DESCRIPTION — The '373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) SYMBOL PARAMETER 54/74LS UNITS CONDITIONS

SYMBOL	SYMBOL PARAMETER				CHILD	CONDITIONS	
	ĺ		Min	Max			
lcc	Power Supply Current	Outputs OFF		40	mA	$V_{CC} = Max$, $\overline{OE} = 4.5 \text{ V}$ D_n , LE = Gnd	

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/	54/74LS C _L = 50 pF		CONDITIONS
	PARAMETER	C _L =			
		Min	Max		
tpLH tpHL	Propagation Delay D _n to O _n		18 20	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay LE to On		30 30	ns	Figs. 3-1, 3-8
t _{PZH}	Output Enable Time		28 36	ns	Figs. 3-3, 3-11, 3-12 R _L = 667Ω
t _{PHZ}	Output Disable Time		20 25	ns	Figs. 3-3, 3-11, 3-12 R _L = 667Ω , C _L = 5.0 pF

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
	TAKAMETER	Min	Max] 0.0.75	CONDITIONS
ts (H)	Setup Time HIGH or LOW	0	·	ns	Fig. 3-14
ts (L)	D _n to LE	0		115	
th (H)	Hold Time HIGH or LOW	10		200	
th (L)	D _n to LE	10		ns	
tw (H)	LE Pulse Width HIGH or LOW	15		ns	Fig. 3-8
t _w (L)	LE Puise Width HIGH of LOW	15			