1. Features

- Low-voltage and Standard-voltage Operation
 - 1.8 (V_{CC} = 1.8V to 5.5V)
- Internal Organization
 64 x 16
- Three-wire Serial Interface
- 2 MHz Clock Rate (5V) Compatibility
- Self-timed Write Cycle (5 ms max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP Packages
- Lead-free/Halogen-free Devices

2. Description


The AT93C46E provides 1024 bits of serial electrically-erasable programmable readonly memory (EEPROM) organized as 64 words of 16 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT93C46E is available in space-saving 8lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP packages.

The AT93C46E is enabled through the Chip Select pin (CS) and accessed via a threewire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output DO pin. The write cycle is completely self-timed and no separate erase cycle is required before write. The write cycle is only enabled when the part is in the erase/write enable state. When CS is brought high following the initiation of a write cycle, the DO pin outputs the ready/busy status of the part.

The AT93C46E is available in 1.8V (1.8V to 5.5V) version.

Table 2-1. Pin Con

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
VCC	Power Supply
NC	No Connect





Three-wire Serial EEPROM

1K (64 x 16)

AT93C46E

Rev. 5207D-SEEPR-1/08



Absolute Maximum Ratings*

Operating Temperature	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA

Figure 2-1. Block Diagram

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Table 2-2.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from T_A = 25°C, f = 1.0 MHz, V_{CC} = +5.0V (unless otherwise noted)

Symbol	Test Conditions	Мах	Units	Conditions
C _{OUT}	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C _{IN}	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: This parameter is characterized and is not 100% tested.

² AT93C46E

AT93C46E

Table 2-3. DC Characteristics

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		5.5	V
V _{CC2}	Supply Voltage			2.7		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
1	Current Current		Read at 1.0 MHz		0.5	2.0	mA
I _{CC}	Supply Current	$V_{CC} = 5.0V$	Write at 1.0 MHz		0.5	2.0	mA
I _{SB1}	Standby Current	$V_{\rm CC} = 1.8V$	CS = 0V		0.4	1.0	μA
I _{SB2}	Standby Current	$V_{\rm CC} = 2.7 V$	CS = 0V		6.0	10.0	μA
I _{SB3}	Standby Current	$V_{\rm CC} = 5.0 V$	CS = 0V		10.0	15.0	μA
I _{IL}	Input Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	1.0	μA
I _{OL}	Output Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	1.0	μA
$V_{IL1}^{(1)}$ $V_{IH1}^{(1)}$	Input Low Voltage Input High Voltage	$2.7V \le V_{CC} \le 5.5V$		-0.6 2.0		0.8 V _{CC} + 1	V
$V_{IL2}^{(1)}$ $V_{IH2}^{(1)}$	Input Low Voltage Input High Voltage	$1.8V \le V_{CC} \le 2.7V$	$1.8V \leq V_{CC} \leq 2.7V$			V _{CC} x 0.3 V _{CC} + 1	V
V _{OL1}	Output Low Voltage		I _{OL} = 2.1 mA			0.4	V
V _{OH1}	Output High Voltage	$2.7V \leq V_{CC} \leq 5.5V$	I _{OH} = -0.4 mA	2.4			V
V _{OL2}	Output Low Voltage		I _{OL} = 0.15 mA			0.2	V
V _{OH2}	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I _{OH} = -100 μA	V _{CC} – 0.2			V

 V_{OH2} Output High Voltage $H = -100 \ \mu A$ Note:1. V_{IL} min and V_{IH} max are reference only and are not tested.





Table 2-4. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to + 85°C, $V_{CC} = +2.7V$ to + 5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f _{sк}	SK Clock Frequency	$\begin{array}{l} 4.5V \leq V_{CC} \; \leq 5.5V \\ 2.7V \leq V_{CC} \; \leq 5.5V \\ 1.8V \leq V_{CC} \; \leq 5.5V \end{array}$		0 0 0		2 1 0.25	MHz
t _{sкн}	SK High Time	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	/	250 250 1000			ns
t _{SKL}	SK Low Time	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	/	250 250 1000			ns
t _{cs}	Minimum CS Low Time	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	/	250 250 1000			ns
t _{css}	CS Setup Time	Relative to SK	$ \begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array} $	50 50 200			ns
t _{DIS}	DI Setup Time	Relative to SK	$ \begin{array}{c} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ 1.8V \leq V_{CC} \\ \leq 5.5V \\ 1.8V \leq V_{CC} \\ \leq 5.5V \end{array} $	100 100 400			ns
t _{CSH}	CS Hold Time	Relative to SK		0			ns
t _{DIH}	DI Hold Time	Relative to SK	$ \begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array} \\ \end{array} $	100 100 400			ns
t _{PD1}	Output Delay to "1"	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				250 250 1000	ns
t _{PD0}	Output Delay to "0"	AC Test	$\begin{array}{c} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \\ \end{array}$			250 250 1000	ns
t _{SV}	CS to Status Valid	AC Test	$\begin{array}{c} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \\ \end{array}$			250 250 1000	ns
t _{DF}	CS to DO in High Impedance	AC Test CS = V _{IL}	$\begin{array}{c} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \\ \end{array}$			100 150 400	ns
t _{WP}	Write Cycle Time			0.1	3	5	ms
Endurance ⁽¹⁾	5.0V, 25°C			1M			Write Cycle

Note: 1. This parameter is ensured by characterization.

3. Functional Description

The AT93C46E is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.

			Address		
Instruction	SB	Op Code	x 16	Comments	
READ	1	10	$A_5 - A_0$	Reads data stored in memory, at specified address	
EWEN	1	00	11XXXX	Write enable must precede all programming modes	
ERASE	1	11	$A_5 - A_0$ Erase memory location $A_n - A_0$		
WRITE	1	01	$A_5 - A_0$ Writes memory location $A_n - A_0$		
ERAL	1	00	10XXXX	Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V	
WRAL	1	00	01XXXX	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V	
EWDS	1	00	00XXXX	Disables all programming instructions	

Table 3-1.Instruction Set for the AT93C46E

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 16-bit data output string.

ERASE/WRITE ENABLE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "1" at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 16 bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. *A ready/busy status cannot be obtained if the CS is brought high after the self-timed programming cycle, t_{WP}*.

ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.


WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.





ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

4. Timing Diagrams




Note: 1. This is the minimum SK period.

Table 4-1.	Organization	Key for	Timing Diagrams
	organization	TCC y 101	rinning Diagramo


	AT93C46E	
I/O	x 16	
A _N	A ₅	
D _N	D ₁₅	














Note: 1. Requires a minimum of nine clock cycles.




Note: 1. Requires a minimum of nine clock cycles.






- Notes: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.
 - 2. Requires a minimum of nine clock cycles.







Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.





AT93C46E Ordering Information

Ordering Code	Package	Operation Range
AT93C46E-PU (Bulk Form only)	8P3	
AT93C46EN-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	8S1	Lead-free/Halogen-free/
AT93C46EN-SH-T ⁽²⁾ (NiPdAu Lead Finish)	8S1	Industrial Temperature
AT93C46E-TH-B ⁽¹⁾ (NiPdAu Lead Finish)	8A2	(–40°C to 85°C)
AT93C46E-TH-T ⁽²⁾ (NiPdAu Lead Finish)	8A2	

Notes: 1. "B" denotes bulk.


2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP = 5K per reel.

	Package Type				
8P3	8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
8A2	8-lead, 0.170" Wide, Thin Small Outline Package (TSSOP)				
	Options				
-1.8	Low Voltage (1.8V to 5.5V)				

10 AT93C46E

Part marking scheme:

AT93C46E 8-PDIP



Y =	SEAL	YEAR		WW = SEAL WEEK
6:	2006	0:	2010	02 = Week 2
7:	2007	1:	2011	04 = Week 4
8:	2008	2:	2012	:: : :::: :
9:	2009	3:	2013	:: : :::: ::
				50 = Week 50
				52 = Week 52

Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark

AT93C46E 8-SOIC

TOP	MARF	2				Sea 		ar 1 Week	_	SEAL 2006				WW = SEAL 02 = Week		
									7:	2007	1:	2013	1	04 = Week	z 4	
												2012		:: : ::::		
								W	9:	2009	3:	2013	3			
														50 = Week		
		6			1									52 = Week	: 52	
	*	Lot	t Nur	nber	•		 	·	Lot	Numbe	er to	Use	ALL	Character	s in 1	Marking
									BOTT	rom ma	ARK					
	Pin	1 Ir	ndica	ator	(Dot	こ)						No	Bott	tom Mark		





AT93C46E 8-TSSOP

TOP MARK


Pin 1 Indicator (Dot)	Y =	SEAL	YEAR		WW = SEAL WEEK
	6:	2006	0:	2010	02 = Week 2
	7:	2007	1:	2011	04 = Week 4
* H Y W W	8:	2008	2:	2012	:: : :::: :
	9:	2009	3:	2013	:: : :::: ::
4 6 E 1					50 = Week 50
					52 = Week 52
TOM MARK					

BOTTOM MARK

C (0 0					
A	А	А	A	А	A	А
<-	Pin	1 Ir	ndica	ator		

5. Packaging Information


8P3 – PDIP








8S1 – JEDEC SOIC



8A2 - TSSOP







Revision History

Doc. Rev.	Date	Comments
5207D	1/2008	Removed 'preliminary' status
5207C	11/2007	Modified 'max' value on AC Characteristics table
5207B	8/2007	Modified Part Marking Scheme Tables
5207A	1/2007	Initial document release



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* s_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

©2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.