

T-43-21



# CD40107B Types

## CMOS Dual 2-Input NAND Buffer/Driver

### High-Voltage Type (20-Volt Rating)

■ CD40107B is a dual 2-input NAND buffer/driver containing two independent 2-input NAND buffers with open-drain single n-channel transistor outputs. This device features a wired-OR capability and high output sink current capability (136 mA typ. at  $V_{DD} = 10$  V,  $V_{DS} = 1$  V). The CD40107B is supplied in the 8-lead dual-in-line plastic (Mini-DIP) package (E suffix), 14-lead hermetic frit-seal ceramic package (F suffix), and in chip form (H suffix).





Fig. 1 — Schematic diagram of CD40107B (one of 2 gates)

### Features:

- 32 times standard B-Series output current drive sinking capability — 136 mA typ. @  $V_{DD} = 10$  V,  $V_{DS} = 1$  V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin, full package temperature range,  $R_L$  to  $V_{DD} = 10$  k $\Omega$ :
  - 1 V at  $V_{DD} = 5$  V
  - 2 V at  $V_{DD} = 10$  V
  - 2.5 V at  $V_{DD} = 15$  V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

92CS-29434RI  
FUNCTIONAL DIAGRAM

### Applications

- Driving relays, lamps, LEDs
- Line driver
- Level shifter (up or down)




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )

Voltages referenced to  $V_{SS}$  Terminal) ..... -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5V to  $V_{DD}$  +0.5V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$ mA

#### POWER DISSIPATION PER PACKAGE (Pd):

For  $T_A = -55^\circ\text{C}$  to  $+100^\circ\text{C}$  ..... 500mW

For  $T_A = +100^\circ\text{C}$  to  $+125^\circ\text{C}$  ..... Derate Linearly at 12mW/ $^\circ\text{C}$  to 200mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$  ..... 100mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ) ..... -55°C to  $+125^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{S(0)}$ ) ..... -65°C to  $+150^\circ\text{C}$

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch (1.59  $\pm$  0.79mm) from case for 10s max ..... +265°C

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS.		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A = \text{Full Package-Temperature Range}$ )	3	18	V

## CD40107B Types

T-43-21

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ ,  $C_L = 50 \mu\text{F}$ , Input  $t_r, t_f = 20 \text{ ns}$ 

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		V <sub>DD</sub> Volts	Typ.	Max.	
Propagation Delay: High-to-Low, $t_{PLH}$	$R_L^* = 120 \Omega$	5	100	200	ns
		10	45	90	
		15	30	60	
Low-to-High, $t_{PLH}$	$R_L^* = 120 \Omega$	5	100	200	ns
		10	60	120	
		15	50	100	
Transition Time: High-to-Low, $t_{THL}$	$R_L^* = 120 \Omega$	5	50	100	ns
		10	20	40	
		15	10	20	
Low-to-High, $t_{TLH}$	$R_L^* = 120 \Omega$	5	50	100	ns
		10	35	70	
		15	25	50	
Average Input Capacitance, $C_{IN}$	Any Input	5	7.5	$\mu\text{F}$	
Average Output Capacitance, $C_{OUT}$	Any Output	30	—	$\mu\text{F}$	


\*  $R_L$  is external pull-up resistor to  $V_{DD}$ .

Fig.4 — Typical transition time as a function of load capacitance,




Fig.5 — Typical propagation delay time as a function of load capacitance.

COMMERCIAL CMOS  
HIGH VOLTAGE ICs




Fig.6 — Typical power dissipation as a function of input frequency.





Fig.7 — Power-dissipation test circuit for CD40107BE.


## CD40107B Types

T-43-21

NOTE: NOS. IN PADS FOR CD40107BE  
NOS. OUTSIDE CHIP FOR CD40107BF


## Dimensions and Pad Layout for CD40107BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).






CD40107BE

## TERMINAL ASSIGNMENTS



CD40107BF

Fig. 8 - Quiescent-device current test circuit.  
92CS-2740IR1Fig. 9 - Input-current test circuit.  
92CS-2740ZFig. 10 - Input-voltage test circuit.  
92CS-2941I

## Special Considerations for CD40107B

1. Limiting Capacitive Currents for  $CL > 500 \text{ pF}$ ,  $VDD > 15 \text{ V}$ .

For  $VDD > 15 \text{ V}$ , and load capacitance ( $CL$ ) from output to ground  $> 500 \text{ pF}$ , an external  $25 \Omega$  series limiting resistor should be inserted between the output terminal and  $CL$ . No external resistor is necessary if  $CL < 500 \text{ pF}$  or  $VDD < 15 \text{ V}$ .

## 2. Driving Inductive Loads

When using the CD40107B to drive inductive loads, the load should be shunted with a diode to prevent high voltages from developing across the CD40107B output.