

Data sheet acquired from Harris Semiconductor SCHS025C – Revised March 2003

CMOS Dual 4-Stage Static Shift Register

With Serial Input/Parallel Output

High-Voltage Types (20-Volt Rating)

■ CD4015B consists of two identical, independent, 4-stage serial-input/paralleloutput registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015B package, or to more than 8 stages using additional CD4015B's is possible.

The CD4015B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (M, M96, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4015B Types


Features:

- Fully static operation
- 8 master-slave flip-flops plus input and output buffering
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range;
 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =


Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General-purpose register



TERMINAL DIAGRAM






Fig. 1 - Logic diagram (1 register).

CD4015B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20\
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT ±10m/
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

													_								_														
,	AN	į	F	17	7	Ŧ	u	2	F	м	n	9	F	7	T	ŭ	. 2	×	•	Т	п	п	Ι	п	Ι	П	ш	Г	п	Ι	п	т	П	Ι	т
1	777	7	-:	٠.		7	_		7	_			٠.	٠.	7			~	. :	٠,	н	н	+	н	+	н	н	٠	н	+	H	4	н	4	н
1	н	н	+	н	н	+	۰	н	+	++	H	٠	н	H	+	н	+	٠	н	+	н	н	+	н	٠	н	н	٠	н	+	н	+	н	+	н
12	H	П	1	П	П	1	Г	П	1	п	Ħ	Ť	Г	Н	T	п	1	1	П	1	1	п	1	Ц	1	Ħ	п	1	п	1	п	Ť	П	1	T
8	#	Ŧ	7	İ	H	7	Ŧ	н	7	1	Ħ	Ŧ	П	H	Ŧ	H	4	Ŧ	П	4	t	ц	Ŧ	П	Ŧ	Ħ	4	r	П	Ŧ	П	т	ħ	4	Ţ.
41	ж	н	+	+4	н	+	٠	н	+	н	4	٠	н	H	+	н	+	٠	н	+	н	н	+	н	+	н	н	٠	н	+	н	٠	+-	+	+
1-1	ш	н	. 1	11	н	1	t	н	†	н	н	1	Н	H	t	Ħ	7	t	H	+	н	H	+	н	٠	н	н	1	н	+	н	٠	Н	rt	٠
J. ₹30	Н	п	3	ш	п	1	L	Ц	1	ш	ш	Ι		ш	Ι	п	1	1	п	1	п	Ħ	Ι	п	1	П		Τ	п	1	п	1	L	1	1.
್ತಕ್ 30	ш	н	4	ч	ц	4	L	l c		Ť		'n	-	×	ñ.	ø	Ċ	F	w	v	T	a	Ē	١v		• 1	• 1		v.	I	П	ı	H	_	Ι
12	н	++	+	н	н	+	٠	ŀ٦	7	: 7			: .	7	:		~	-			_		-		۰	٠.		7	ĭ:	+	H	+	н	+	٠
15	ш	н	1	п	н	t	t	н	Ť	п	н	۳	Н	н	t	ш	æ	٠	п	т	П	Ħ	+	н	t	H	н	٠	н	+	H	1	Н	rt	t
(SINK) CURREN		П	т	П	П	1	Г	П	Τ	С	Ц	т	П	3	c	П	T	T	П	1	Ľ	◨	ľ	Π	ľ	Г	π	I	u	I	п	1	Г	1	Т
1 E	44	44	4	1	ч	4	Į.	н	4	н	4	L	и	п	+	н	4	1	П	4	н	ц	-	Ц	1	₽	П	1	н	4	П	4	Ц	-	1
1 6 5	н	H	+	н	н	+	٠	н	+	н	ж	f	н	+	+	н	+	٠	H	+	н	н	+	н	+	н	+	t	Н	+	H	+	+	+	+
12	ш	11	+	н	н	٠	٠	н	+	ы	т	٠	н	+	+	Ħ	+	٠	H	+	н	H	٠	H	٠	Н	H	٠	н	+	Ħ	+	Н	rt	٠
I ¥ 20	Н	П	1	П	П	Н	Ц		н	Ц	Н	Н		П	Н	П	Н	Н	п	Т	Н	П	т	п	Τ		п	г	П	1	п	1		1	I
15	44	H	7	t	ц	7	Г	u	4	H	4	F	П	7	Ŧ	H	Ŧ	Ŧ	П	7	t	H	Ŧ	П	Ŧ	Ħ	н	Į.	П	Ŧ	П	4	T	4	Ŧ
١ź	+++	++	+	н	H	+	ы	н	+	н	H	٠	н	+	+	++	+	+	H	+	+	н	+	н	+	н	H	٠	н	+	H	+	+-	+	+
125	+++	++	+	н	H	ъ	н	H	+	H	۰	٠	н	+	٠	н	+	٠	H	+	н	н	٠	H	٠	н	٠	۰	н	+	H	+	H	rt	٠
is		п	1			z		Ħ	1	П		×	٥	v.	I	П	1	1	П	1	П		Τ	П	1	D		r	п	Ť	Ħ	1		1	t
1 as 1.5	- 17	н	4	П	ч	1	П	п	1	L		÷	H		Ŧ	П	4	1	П	4	н	п	1.	Ц	Ŧ	П	ц	L	Ц	1.	П	1	П	1	Г
NO. 13	₩	++	+	и	н	+	ы	м	Ŧ	ł	+	٠	н	4	+	н	+	+	₩	+	н	н	+	н	+	н	4	+	н	+	₩	4	н	+	н
13	++	Ħ	ъ	н	н	۰	н	H	+	н	н	۰	н	+	+	н	+	٠	н	+	н	н	٠	н	٠	H	H	۰	н	+	H	+	H	rt	H
	Н	П	z	D	П	т	П	П	Н	П	п	Е		1	1	П	T	T	п	Ť	п	П	1	п	1		т	п	п	1	п	I		đ	T
וי דו	44	ш	4	ч	Ц	t	Ц	Ц	£	н	ч	1	Н	4	£	н	4	1	П	1	П	ц	T	ч	r	П	ц	Г	Ц	1	П	4	Ц	1	П
DUTPUT O	н	и	4	н	Н	+	Н	Н	+	H	н	t٠	Н	+	+	H	4	+	H	+	H	H	+-	Н	+	н	н	H	Н	+	н	+	н	+	٠
IE I	-	м	+	н	Н	+	۰	H	t	Н	H	۰	Н	+	٠	Н	+	٠	H	+	H	1	۰	tt	٠	r	۲t	۲	rt	+	tt	+	н	4	٠
18 5		ш	1	П	E)		v1	d	Ι	Г	П	L		1	1	u	1	Т	d	1	п	1	T	П	Ť	П	1	С	◻	1	П	1	П	1	T
10 -	-7	11	Ŧ	П		٠	Н	П	Ŧ	H	н	F	П	4	Į.	П	Ŧ	Ŧ	П	Ŧ	t	П	Ŧ	ц	Ŧ	П	ц	L	п	Ŧ	П	1	Ħ	4	Т
I i	ж	ы	•	н	н	+	۰	н	+	H	+	٠	н	+	+	н	+	٠	н	+	н	н	٠	н	٠	н	н	٠	н	+	₩	+	н	+	٠
1	2	11	1	H	Н	t	Н	Ħ	t	Ħ	н	t	Н	+	Ť	Н	1	t	Н	t	Н	H	t	tt	t	H	H	Ħ	H	٠	H	+	H	rt	۲
نــــــــــــــــــــــــــــــــــــــ	П	п	1	П		1	Г	П	1			Г		1	1	п	1	T	п	1	t	π	Ľ	п	3		п	L	Ħ	Ι	п	1	п	1	T
_	_					1	5							Ю							15	5													
•					DF			1-	t	٥-	s	o			ε	٧	o	u	Α	GE			25) -	_	v									

Fig. 2 — Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V _{DD}	LIN	UNITS	
		(v)	Min.	Max.	
Supply-Voltage Range (For T _A Temperature Range)	= Full Package-		3	18	v
Clock Pulse Width,	t _W CL	5 10 15	180 80 50	_ _ _	ns
Clock Rise and Fall Time,	t _r CL, t _f CL	5 10 15		15 6 2	μs
Clock Input Frequency,	^f CL	5 10 15	DC	3 6 8.5	MHz
Data Setup Time,	^t su	5 10 15	70 40 30	- - - 	ns
Reset Pulse Width,	t _W R	5 10 15	200 80 60	- - -	ns .





Fig. 3 — Minimum output low (sink) current characteristics.



ig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical transition time as a function of load capacitance.





Fig. 7 — Typical propagation delay time as a function of load-capacitance,

CD4015B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	HOITION	IS	LIM	(°C)	UNITS							
19116	Vo (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.			
Quiescent Device	-	0,5	5	5	5	150	150	_	0.04	5			
Current,		0,10	10	10	10	300	300		0.04	10	_		
IDD Max.		0,15	15	20	20	600	600	-	0.04	20	μА		
<u>.</u>	,	0,20	20	100	100	3000	3000		0.08	100			
Output Low	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1				
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6				
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	1		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA		
(Source) Current,	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	<u> </u>			
Output Voltage:	-	0,5	5		. 0	.05		_	0	0.05	v		
Low-Level,		0,10	10		0	.05		-	0	0.05			
VOL Max.		0,15	15		0	.05		-	0	0.05			
Output Voltage:	-	0,5	5		4	.95		4.95	5	-			
High-Level,		0,10	10		9	.95		9.95	10	-			
VOH Min.	_	0,15	15		14	.95		14.95	15	-			
Input Low	0.5, 4.5	_	5			.5		-	<u> </u>	1.5			
Voltage,	1, 9		10			3		-		3	v		
VIL Max.	1.5,13.5	-	15			4		-		4			
Input High Voltage,	0.5, 4.5		5	3.5				3.5	_	1	V		
	1, 9		10			7		7		L=_			
VIH Min.	1.5,13.5	. -	15			11		11		_			
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ		



Photograph of Chip Layout for CD4015B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

CD4015B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{\rm A}$ = 25° C, Input $t_{\rm r},t_{\rm f}$ = 20 ns, $C_{\rm L}$ = 50 pF, $R_{\rm L}$ = 200 $k\Omega$

CHARACTERISTIC	TEST CONDITIONS		1111170		
CHARACTERISTIC	V _{DD} (V)	MIN.	TYP.	MAX.	UNITS
CLOCKED OPERATION				· · ·	A
Propagation Delay Time,	5		160	320	
T _{PHL} , T _{PLH}	10	_	80	160	
	15	_	60	120	
	5	_	100	200]
Transition Time, t _{THL} , t _{TLH}	10	_	50	100	ns
	15	_	40	80	
Minimum Clock Pulse	5	_	90	180]
Width, twCL	10	_	40	80	•
	15	<u> </u>	25	50	
Clock Rise and Fall Time,	5		_	15	
t _r CL, t _r CL*	10	_	_	6	μs
	15		l –	2	
Minimum Data Setup Time,	5		35	70	
tSU	10	_	20	40	
	- 15		15	30 -	
	5	-	_	0	ns
Minimum Data Hold Time, t _H	10	_	_	0	
	15	_		0	
Maximum Clock Input	5	3	6		
Frequency, fcL	10	6	12	–	MHz
	15	8.5	17	-	
Input Capacitance, C _{IN}	Any Input	_	5	7.5	pF
RESET OPERATION					•
Propagation Delay Time,	5	_	200	400	
T _{PHL} , T _{PLH}	10		100	200	
	15	_	80	160	
Minimum Reset Pulse Width,	5	_	100	200	ns
twR	10	_	40	80	
	15		30	60	

^{*}If more than one unit is cascaded t.CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 8 – Typical power dissipation as a function of frequency.




Fig. 9 - Power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.




Fig. 12 - Input current test circuit.

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).


The 20 pin end lead shoulder width is a vendor option, either half or full width.

1

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated