



CD4051BM/CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer

CD4052BM/CD4052BC Dual 4-Channel Analog Multiplexer/Demultiplexer

CD4053BM/CD4053BC Triple 2-Channel Analog Multiplexer/Demultiplexer

General Description

These analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to $15V_{pp}$ can be achieved by digital signal amplitudes of 3–15V. For example, if $V_{DD}=5V$, $V_{SS}=0V$ and $V_{EE}=-5V$, analog signals from -5V to +5V can be controlled by digital inputs of 0–5V. The multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD}-V_{SS}$ and $V_{DD}-V_{EE}$ supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BM/CD4051BC is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.




CD4052BM/CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.

CD4053BM/CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.

Features

- Wide range of digital and analog signal levels: digital 3–15V, analog to $15V_{pp}$
- Low "ON" resistance: 80Ω (typ.) over entire $15V_{pp}$ signal-input range for $V_{DD}-V_{EE}=15V$
- High "OFF" resistance: channel leakage of $\pm 10\text{ pA}$ (typ.) at $V_{DD}-V_{EE}=10V$
- Logic level conversion for digital addressing signals of 3–15V ($V_{DD}-V_{SS}=3–15V$) to switch analog signals to $15V_{pp}$ ($V_{DD}-V_{EE}=15V$)
- Matched switch characteristics: $\Delta R_{ON}=5\Omega$ (typ.) for $V_{DD}-V_{EE}=15V$
- Very low quiescent power dissipation under all digital-control input and supply conditions: $1\text{ }\mu\text{W}$ (typ.) at $V_{DD}-V_{SS}=V_{DD}-V_{EE}=10V$
- Binary address decoding on chip

Connection Diagrams Dual-In-Line Packages



Order Number CD4051BMJ, CD4051BCJ, CD4052BMJ,
CD4052BCJ, CD4053BMJ, or CD4053BCJ
See NS Package J16A

Order Number CD4051BNN, CD4051BCN, CD4052BNN,
CD4052BCN, CD4053BNN, or CD4053BCN
See NS Package N16E

Absolute Maximum Ratings

V_{DD}	DC Supply Voltage	-0.5 Vdc to + 18 Vdc
V_{IN}	Input Voltage	-0.5 Vdc to V_{DD} + 0.5 Vdc
T_S	Storage Temperature Range	-65°C to + 150°C
P_D	Package Dissipation	500 mW
T_L	Lead Temperature (soldering, 10 seconds)	260°C

Recommended Operating Conditions

V_{DD}	DC Supply Voltage	+ 5 Vdc to + 15 Vdc
V_{IN}	Input Voltage	0V to V_{DD} Vdc
T_A	Operating Temperature Range	
	4051BM/4052BM/4053BM	-55°C to + 125°C
	4051BC/4052BC/4053BC	-40°C to + 85°C

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	- 55°C		+ 25°		+ 125°C		Units
			Min	Max	Min	Typ	Max	Min	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	5			5		150	μA
			10			10		300	μA
			20			20		600	μA

Signal Inputs (V_{IS}) and Outputs (V_{OS})

R_{ON}	"ON" Resistance (Peak for $V_{EE} \leq V_{IS} \leq V_{DD}$)	$R_L = 10 k\Omega$ (any channel selected)	$V_{DD} = 2.5V$, $V_{EE} = -2.5V$ or $V_{DD} = 5V$, $V_{EE} = 0V$	800		270	1050		1300	Ω
			$V_{DD} = 5V$, $V_{EE} = -5V$ or $V_{DD} = 10V$, $V_{EE} = 0V$	310		120	400		550	Ω
			$V_{DD} = 7.5V$, $V_{EE} = -7.5V$ or $V_{DD} = 15V$, $V_{EE} = 0V$	200		80	240		320	Ω
ΔR_{ON}	Δ "ON" Resistance Between Any Two Channels	$R_L = 10 k\Omega$ (any channel selected)	$V_{DD} = 2.5V$, $V_{EE} = -2.5V$ or $V_{DD} = 5V$, $V_{EE} = 0V$			10				Ω
			$V_{DD} = 5V$, $V_{EE} = -5V$ or $V_{DD} = 10V$, $V_{EE} = 0V$			10				Ω
			$V_{DD} = 7.5V$, $V_{EE} = -7.5V$ or $V_{DD} = 15V$, $V_{EE} = 0V$			5				Ω
			"OFF" Channel Leakage Current, any channel "OFF"	$V_{DD} = 7.5V$, $V_{EE} = -7.5V$ $O/I = \pm 7.5V$, $I/O = 0V$	± 50	± 0.01	± 50		± 500	nA
			"OFF" Channel Leakage Current, all channels "OFF" (Common OUT/IN)	$Inhibit = 7.5V$ CD4051 $V_{DD} = 7.5V$, $V_{EE} = -7.5V$, CD4052 $O/I = 0V$, $I/O = \pm 7.5V$ CD4053	± 200	± 0.08	± 200		± 2000	nA
					± 200	± 0.04	± 200		± 2000	nA
					± 200	± 0.02	± 200		± 2000	nA

Control Inputs A, B, C and Inhibit

V_{IL}	Low Level Input Voltage	$V_{EE} = V_{SS}$ $R_L = 1 k\Omega$ to V_{SS} $I_{IS} < 2 \mu A$ on all OFF channels $V_{IS} = V_{DD}$ thru $1 k\Omega$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	1.5				1.5		1.5	V
			3.0				3.0		3.0	V
V_{IH}	High Level Input Voltage	$V_{DD} = 5$ $V_{DD} = 10$ $V_{DD} = 15$	3.5		3.5			3.5		V
			7		7			7		V
I_{IN}	Input Current	$V_{DD} = 15V$, $V_{EE} = 0V$ $V_{IN} = 0V$, $V_{EE} = 0V$ $V_{DD} = 15V$, $V_{EE} = 0V$ $V_{IN} = 15V$	-0.1		-10 ⁻⁵		-0.1		-1.0	μA
			0.1		10 ⁻⁵		0.1		1.0	μA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to V_{SS} unless otherwise specified.

DC Electrical Characteristics (Note 2) (Continued)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I _{DD}	Quiescent Device Current	V _{DD} =5V V _{DD} =10V V _{DD} =15V			20			20		150 300 600 μA
Signal Inputs (V_{IS}) and Outputs (V_{OS})										
R _{ON}	"ON" Resistance (Peak for V _{EE} ≤ V _{IS} ≤ V _{DD})	R _L =10 kΩ (any channel selected)	V _{DD} =2.5V, V _{EE} =-2.5V or V _{DD} =5V, V _{EE} =0V		850		270	1050		1200 Ω
			V _{DD} =5V, V _{EE} =-5V or V _{DD} =10V, V _{EE} =0V		330		120	400		520 Ω
			V _{DD} =7.5V, V _{EE} =-7.5V or V _{DD} =15V, V _{EE} =0V		210		80	240		300 Ω
ΔR _{ON}	Δ"ON" Resistance Between Any Two Channels	R _L =10 kΩ (any channel selected)	V _{DD} =2.5V, V _{EE} =-2.5V or V _{DD} =5V, V _{EE} =0V				10			Ω
			V _{DD} =5V V _{EE} =-5V or V _{DD} =10V, V _{EE} =0V				10			Ω
			V _{DD} =7.5V, V _{EE} =-7.5V or V _{DD} =15V, V _{EE} =0V				5			Ω
	"OFF" Channel Leakage Current, any channel "OFF"	V _{DD} =7.5V, V _{EE} =-7.5V O/I=±7.5V, I/O=0V		±50		±0.01	±50		±500	nA
	"OFF" Channel Leakage Current, all channels "OFF" (Common OUT/IN)	Inhibit=7.5V CD4051 V _{DD} =7.5V, V _{EE} =-7.5V, CD4052 O/I=0V I/O=±7.5V CD4053		±200		±0.08	±200		±2000	nA
Control Inputs A, B, C and Inhibit										
V _{IL}	Low Level Input Voltage	V _{EE} =V _{SS} R _L =1 kΩ to V _{SS} I _{IS} <2 μA on all OFF Channels V _{IS} =V _{DD} thru 1 kΩ V _{DD} =5V V _{DD} =10V V _{DD} =15V			1.5 3.0 4.0			1.5 3.0 4.0	1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	V _{DD} =5 V _{DD} =10 V _{DD} =15	3.5 7 11		3.5 7 11			3.5 7 11		V V V
I _{IN}	Input Current	V _{DD} =15V, V _{EE} =0V V _{IN} =0V V _{DD} =15V, V _{EE} =0V V _{IN} =15V		-0.1 0.1		-10 ⁻⁵ 10 ⁻⁵	-0.1 0.1		-1.0 1.0	μA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to V_{SS} unless otherwise specified.

AC Electrical Characteristics

$T_A = 25^\circ\text{C}$, $t_r = t_f = 20 \text{ ns}$, unless otherwise specified.

Symbol	Parameter	Conditions	V _{PP}	Min	Typ	Max	Units
t _{PZH}	Propagation Delay Time from Inhibit to Signal Output (channel turning on)	$V_{EE} = V_{SS} = 0V$	5V	600	1200	ns	
t _{PZL}	Inhibit to Signal Output (channel turning off)	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	10V 15V	225 160	450 320	ns	
t _{PHZ}	Propagation Delay Time from Inhibit to Signal Output (channel turning on)	$V_{EE} = V_{SS} = 0V$	5V	210	420	ns	
t _{PLZ}	Inhibit to Signal Output (channel turning off)	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	10V 15V	100 75	200 150	ns	
C _{IN}	Input Capacitance Control input Signal input (IN/OUT)			5 10	7.5 15	pF	pF
C _{OUT}	Output Capacitance (common OUT/IN)						
	CD4051 CD4052 CD4053	$V_{EE} = V_{SS} = 0V$	10V 10V 10V	30 15 8			pF pF pF
C _{IOS}	Feedthrough Capacitance			0.2			pF
CPD	Power Dissipation Capacitance						
	CD4051 CD4052 CD4053				110 140 70		pF pF pF

Signal Inputs (V_{IS}) and Outputs (V_{OS})

	Sine Wave Response (Distortion)	$R_L = 10 \text{ k}\Omega$ $f_{IS} = 1 \text{ kHz}$ $V_{IS} = 5 \text{ V}_{pp}$ $V_{EE} = V_{SS} = 0V$	10V		0.04		%
	Frequency Response, Channel "ON" (Sine Wave Input)	$R_L = 1 \text{ k}\Omega$, $V_{EE} = 0V$, $V_{IS} = 5 \text{ V}_{pp}$, $20 \log_{10} V_{OS}/V_{IS} = -3 \text{ dB}$	10V		40		MHz
	Feedthrough, Channel "OFF"	$R_L = 1 \text{ k}\Omega$, $V_{EE} = V_{SS} = 0V$, $V_{IS} = 5 \text{ V}_{pp}$, $20 \log_{10} V_{OS}/V_{IS} = -40 \text{ dB}$	10V		10		MHz
	Crosstalk Between Any Two Channels (frequency at 40 dB)	$R_L = 1 \text{ k}\Omega$, $V_{EE} = V_{SS} = 0V$, $V_{IS(A)} = 5 \text{ V}_{pp}$, $20 \log_{10} V_{OS(B)}/V_{IS(A)} = -40 \text{ dB}$ (Note 3)	10V		3		MHz
t _{PHL} t _{PLH}	Propagation Delay Signal Input to Signal Output	$V_{EE} = V_{SS} = 0V$ $C_L = 50 \text{ pF}$	5V 10V 15V	25 15 10	55 35 25	ns ns ns	


Control Inputs, A, B, C and Inhibit

	Control Input to Signal Crosstalk	$V_{EE} = V_{SS} = 0V$, $R_L = 10 \text{ k}\Omega$ at both ends of channel. Input Square Wave Amplitude = 10V	10V		65		mV (peak)
t _{PHL} , t _{PLH}	Propagation Delay Time from Address to Signal Output (channels "ON" or "OFF")	$V_{EE} = V_{SS} = 0V$ $C_L = 50 \text{ pF}$	5V 10V 15V	500 180 120	1000 360 240	ns ns ns	


Note 3: A, B are two arbitrary channels with A turned "ON" and B "OFF".

Block Diagrams

CD4051BM/CD4051BC




CD4052BM/CD4052BC



Block Diagrams (Continued)

CD4053BM/CD4053BC









TL/F/5662-3

Truth Table

INHIBIT	INPUT STATES				"ON" CHANNELS		
	C	B	A		CD4051B	CD4052B	CD4053B
0	0	0	0	0	0	0X, 0Y	cx, bx, ax
0	0	0	1	1	1	1X, 1Y	cx, bx, ay
0	0	1	0	0	2	2X, 2Y	cx, by, ax
0	0	1	1	1	3	3X, 3Y	cx, by, ay
0	1	0	0	0	4		cy, bx, ax
0	1	0	1	1	5		cy, bx, ay
0	1	1	0	0	6		cy, by, ax
0	1	1	1	1	7		cy, by, ay
1	*	*	*	*	NONE	NONE	NONE

*Don't Care condition.

Switching Time Waveforms







TL/F/5662-4

Special Considerations

In certain applications the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into IN/OUT pin, the voltage drop across the bidirectional switch must

not exceed 0.6V at $T_A \leq 25^\circ\text{C}$, or 0.4V at $T_A > 25^\circ\text{C}$ (calculated from R_{ON} values shown). No V_{DD} current will flow through R_L if the switch current flows into OUT/IN pin.

Typical Performance Characteristics



TL/F/5662-5