

Data sheet acquired from Harris Semiconductor SCHS048C – Revised October 2003

CMOS Liquid-Crystal Display Drivers

High-Voltage Types (20-Volt Rating)

- CD4054B 4-Segment Display Driver
- CD4055B BCD to 7-Segment Decoder/Driver with "Display-Frequency" Output
- CD4056B -- BCD to 7-Segment Decoder/Driver with Strobed-Latch Function

■ CD4055B and CD4056B types are single-digit BCD-to-7-segment decoder/driver circuits that provide level-shifting functions on the chip. This feature permits the BCD input-signal swings (VDD to VSS) to be the same as or different from the 7-segment output-signal swings (VDD to VEE). For example, the BCD input-signal swings (VDD to VSS) may be as small as 0 to -3 V, whereas the output-display drive-signal swing (VDD to VEE) may be as large as from 0 to -15V. If VDD to VEE exceeds 15 V, VDD to VSS should be at least 4V (0 to -4V).

The 7-segment outputs are controlled by the DISPLAY-FREQUENCY (DF) input which causes the selected segment outputs to be low, high, or a square-wave output (for liquid-crystal displays). When the DF input is low the output segments will be high when selected by the BCD inputs. When the DF input is high, the output segments will be low when selected by the BCD inputs. When a square-wave is present at the DF input, the selected segments will have a square-wave output that is 180° out of phase with the DF input. Those segments which are not selected will have a squarewave output that is in phase with the input. DF square-wave repetition rates for liquidcrystal displays usually range from 30 Hz (well above flicker rate) to 200 Hz (well below the upper limit of the liquid-crystal frequency response). The CD4055B provides a level-shifted high-amplitude DF output which is required for driving the common electrode in liquid-crystal displays. The CD4056B provides a strobed-latch function at the BCD inputs. Decoding of all input combinations on the CD4055B and CD4056B provides displays of 0 to 9 as well as L, P, H, A, -, and a blank position.

The CD4054B provides level shifting similar to the CD4055B and CD4056B independently strobed latches, and common DF control on 4 signal lines. The CD4054B is intended to provide drive-signal compatibility with the CD4055B and CD4056B 7-segment decoder types for the decimal point, colon, polarity, and similar display lines. A level-shifted high-amplitude DF output can be obtained from any CD4054B output line by connect-

CD4054B, CD4055B, CD4056B Types

Features:

- Operation of liquid crystals with CMOS circuits provides ultra-low-power displays
- Equivalent ac output drive for liquidcrystal displays -- no external capacitor required
- Voltage doubling across display, e.g.
 VDD VEE = 18 V results in effective 36 V p-p drive across selected display segments
- Low- or high-output level dc drive for other types of displays
- On-chip logic-level conversion for different input- and output-level swings
- Full decoding of all input combinations: 0-9, L, H, P, A,-, and blank positions
- Strobed-latch function—CD4054B Series and CD4056B Series
- DISPLAY-FREQUENCY (DF) output for liquid-crystal common-line drive signal---CD4055B Series (CD4054B Series also: see introductory text)
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25^oC
- Noise margin (over full package temperature range):
 - 1 V at V_{DD} = 5 V


5-V, 10-V, and 15-V parametric ratings


Applications

- General-purpose displays
- Calculators and meters
- Wall and table clocks
- Industrial control panels
- Portable lab instruments
- Panel meters
- Auto dashboard displays
- Appliance control panels

ing the corresponding input and strobe lines to a low and high level, respectively and applying a square wave to DFIN. The CD4054B may also be utilized for logic-level "up conversion" or "down conversion". For example, input-signal swings (VDD to VSS) from +5 to 0 V can be converted to outputsignal swings (VDD to VEE) of +5 to -5 V. The level-shifted function on all three types permits the use of different input- and output-signal swings. The input swings from a low level of VSS to a high level of VDD while the output swings from a low level of VEE to the same high level of VDD. Thus, the input and output swings can be selected independently of each other over a 3-to-18 V range. VSS may be connected to VEE when no level-shift function is required.

For the CD4054B and CD4056B, data are





9205-24485

CD40548 Terminal Assignment

3


DISPLAY FREQ.OUT v_{DD} 15 14 - f — g INPÜTS $\frac{2^3}{2^0}$ 13 7-SEGMENT 12 — d DISPLAY FREQ. IN OUTPUTS c 10 9 9205-24486

CD4055B Terminal Assignment

transferred from input to output by placing a high voltage level at the strobe input. A low voltage level at the strobe input latches the data input and the corresponding output segments remain selected (or non-selected) while the strobe is low.

Whenever the level-shifting function is required, the CD4055B can be used by itself to drive a liquid-crystal display (Fig.16 and Fig.20). The CD4056B, however, must be used together with a CD4054B to provide the common DF output (Fig.19). The capability of extending the voltage swing on the negative end (this voltage cannot be extended on the positive end) can be used to advantage in the setup of Fig.18. Fig.17 is common to all three types.

The CD4054B-, CD4055B-, and CD4056B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4054B- and CD4056B-series types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).



AV VEE LOAD CAPACITANCE (CL)- pF 9205-28489 Fig.4 - Typical propagation delay time vs. load capacitance for CD4054B. AMBIENT TEMPERATURE (TA)-25"C H VD0 FTFF **DODACA** LOAD CAPACITANCE (CL)- PF

MOIENT TEMPERATURE (TA)+25"C

PHL

Fig.5 — Typical propagation delay time vs. load capacitance for CD4055 and CD4056B.

9205-28488





Fig.6 - Typical transition time vs. load capacitance.



CD4054B TRUTH TABLE

23 (4)

STROBE

DISPLAY - 6

DF	IN	ST	OUT
0	0	1	0
1	0	1	
0	1	1	
1	1	1	0
Х	Х	0	•

X = Don't Care.

*Depends upon the input mode previously applied when ST = 1.




Fig.3 - CD4056B functional diagram.

DFOUT

_____CD4056 _____

-(3)

. +⊕†

·14 9

SEGMENT

TRUTH TABLE FOR CD4055B and CD4056B


- 11	NPUT	r coi	DE		OUTPUT STATE							F OUIPUISTATE IN						DISPLAY CHARAC-
2 ³	22	21	20		а	ь	c	d	е	f	g		TER					
0	0	0	0		1	1	1	1	1	1	0	I						
0	0	0	1		0	1	1	0	0	0	0	T						
0	0	1	0	Ι	1	1	0	1	1	0	1	I	, <u> </u>					
0	0	1	1 1		1	1	1	1	0	0	1		_;					
0	1	0	0		0	1	1	0	0	1	1		1— <u>1</u>					
0	1	0	1		1	0	1	1	0	1	1	T	'					
0	1	1	0	Π	1	0	1	1	1	1	1	Ţ	Ξ,					
0	1	1	1		1	1	1	0	0	0	0							
1	0	0	0	Π	1	1	1	1	1	1	1	I						
1	0	0	1		1	1	1	1	0	1	1	T						
1	0	1	0		0	0	0	1	1	1	0	l	· .					
1	0	1	1		0	1	1	0	1	1	1		;					
1	1	0	0		1	1	0	0	1	1	1		Ē.					
_1	1	0	1		1	1	1	0	1	1	1	I						
1	1	1	0		0	0	0	0	0	0	1		_					
1	1	1	1		0	0	0	0	0	0	0	I	BLANK					

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/ ⁰ C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	-
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Typ	es)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tsto)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max .	+265°C

Fig.8 – Typical n-channel output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

	1					r —							
		_				LIMITS AT INDICATED TEMPERATURES (°C)							
Characteristic	VEE	V _S	s vo	VIN	VDD	L			-			_	Unit
	(V)	(v)	(v)	(V)	(v)						+25°C		1
						-550	2 -40°	+850	+1250	Min.	Тур.	Max.	1
Quiescent Device	5	0			5		5	150	150	-	0.04	5	μA
Current, IDD	0	0			10		10	300	300	- 1	0.04	10	1
MAX.	0	0	<u> </u>		15		20	600	600	I –	0.04	20	1
	0	0	\downarrow		20	1	00	3000	3000		0.08	100	1
Output Voltage:										T			
	0	0	<u> </u>	0,5	5			0.05			0	0.05	ľ
Low Level, VOL	0	0	L	0,10	10		(0.05			0	0.05	1
MAX.	0	0		0,15	15		0	0.05			0	0.05	1
	0	0	ļ	0,5	5		4	.95	-	4.95	5	-	
High Level, VOH	0	0		0,10	10		9	.95		9.95	10		1
MIN.	0	0	L	0,15	15		1.	4.95		14.95	15		1
Input Low			0.5,								1	-	-
Voltage,	0	0	4.5		5			1.5			-	1.5	ł –
VIL MAX.	0	0	1,9		10			3				3	
	0		1.5,13.		15			4		-	-	4	v
Input High	-5	0	0.5,4.5	5	5		:	3.5		3.5			v
Voltage, Vih MIN.	0	0	1,9	L	10			7		7	-		
	0	0 .	1.5,13.5		15			11		11	-	-	
											T		
Output Low	-5	0	-4.5		5	0.98	0.92	0.67	0.55	0.8	1.6		
(Sink) Current, IOL	0	0	0.5		10	0.98	0.92		0.55				
Content, IOL	0	0	1.5		15			0.67		0.8	1.6		
	-5	0	4.5		5	3.6	3.4	2.4	2	2.9	.5.8		mΑ
Output High (Source)	-5	0	4.5 9.5		-	-0.6	0.55	0.35	0.3	0.45	0.9		
Current, IOH	0	0	9.5		10	0.6	. 0,55	- 0.35		-0.45	-0.9		
Surrent, POH	U		13.5		15	-1.9	- 1.8	-1.2	-1.1	- 1.5	-3	-	
Input Current, IN	0	0	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA








Fig. 12 - Input-voltage test circuit.




Fig.9 — Minimum n-channel output low (sink) current characteristics.




Fig.10 - Typical p-channel output high (source) current characteristics.




Fig. 13 — Minimum p-channel output high (source) current characteristics.

COMMERCIAL CMOS HIGH VOLTAGE ICs

3

	CONDITIONS								
CHARACTERISTIC	VEE	Vss (V)	V _{DD} (V)	CD4054		CKAGE 1 CD4055	UNITS		
	(V)			Тур.	Max.	Тур.	Max.		
Propagation Delay Time,	-5	0	5	400	800	650	1300	ns	
^t PHL, ^t PLH	0	0	10	340	680	575	1150		
(Any Input to Any Output)	0	0	15	250	500	375	750		
Transition Time, tTHL, tTLH (Any Output)	-5	0	5	100	200	100	200		
	0	0	10	100	200	100	200	ns	
	0	0	15	75	150	75	150		
Minimum Data Setup	5	0	5	110	220	110	220		
Time, ts*	0	0	10	50	100	50	100	ns	
Time, ts			15	35	70	35	70		
Minimum Strobe Pulse	-5	0	5	110	220	110	220		
	0	0	10	50	100	50	100	ns	
Width, t _W *	0	0	15	35	70	35	70		
Input Capacitance, CIN (Any Input)	_	_	_	5	7.5	5	7.5	pF	

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, CL = 50 pF, Input tr, tr = 20 ns, RL = 200 k Ω

* CD4054 and CD4056 only.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$ (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	VEE	VSS	VDD	LIM	UNITO		
CHARACTERISTIC	(V)	(V)	(V)	Min.	Max.	UNITS	
Supply Voltage Range: {At TA = Full Package Temperature Range)				3	18	v	
	5	0	5	220	-	ns	
Setup Time (t _s)•	0	0	10	100	—		
	0	0	15	70	-		
	-5	0	5	220	-	•	
Strobe Pulse Width (tw)	0	0	10	100	-	ns	
· · ·	0	0	15	70	-]	

• For CD4054 and CD4056 only.





Fig. 16 - Clock display: $V_{DD} = 0 V$, $V_{SS} = -5 V$, $V_{EE} = -15 V$, $DF_{IN} = 30 Hz$ square wave.







Fig. 15 – Data setup time and strobe pulse duration.






Fig. 17 - Display-driver circuit for one segment line and waveforms.




Fig.21 - Conversion of "H" display to "F" display.


In addition to the letters L, H, P, and A (See the truth table), five other letters can be displayed through the use of simple logic circuits preceding and following the CD4055B or CD4056B devices. Fig.21 is an example of a circuit that converts an "H" display (code 1011) to an "F" display. One condition that must be met is that VEE=VSS. If VEE=VSS, the CD4054B must be used to level shift in the appropriate places.

In a similar manner the letters C, E, J, and U can be displayed. These circuits can also be used to drive LED displays provided the exclusive-OR gates have sufficient outputcurrent drive. 3

COMMERCIAL CMOS HIGH VOLTAGE ICS

53 (¹)

The letters B, D, G, I, O, and S may be represented by the codes for numbers 8, 0, 6, 1, 0, and 5, respectively, when there is preknowledge that only letters are to be displayed.



Dimensions and pad layout for CD4054BH.

Dimensions in parentheses are in millimeters and are

derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

Dimensions and pad layout for CD4055BH

Dimensions and pad layout for CD4056BH

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated