

Features

- Common Select Inputs
- Separate Enable Inputs
- Buffered inputs and Outputs
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V$ (Max), $V_{IH} = 2V$ (Min)
 - CMOS Input Compatibility, $I_I \leq 1\mu A$ at V_{OL}, V_{OH}

Description

The 'HC153 and 'HCT153 are dual 4- to 1-line selector/multiplexers that select one of four sources for each section by the common select inputs, S0 and S1. When the enable inputs ($1\bar{E}$, $2\bar{E}$) are HIGH, the outputs are in the LOW state.


Ordering Information

| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|---------------|------------------|--------------|
| CD54HC153F3A | -55 to 125 | 16 Ld CERDIP |
| CD54HCT153F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC153E | -55 to 125 | 16 Ld PDIP |
| CD74HC153M | -55 to 125 | 16 Ld SOIC |
| CD74HC153M96 | -55 to 125 | 16 Ld SOIC |
| CD74HCT153E | -55 to 125 | 16 Ld PDIP |
| CD74HCT153M | -55 to 125 | 16 Ld SOIC |
| CD74HCT153M96 | -55 to 125 | 16 Ld SOIC |


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

Pinout

CD54HC153, CD54HCT153
(CERDIP)
CD74HC153, CD74HCT153
(PDIP, SOIC)
TOP VIEW



Functional Diagram



TRUTH TABLE

| SELECT INPUTS | | DATA INPUTS | | | | ENABLE | OUTPUT |
|---------------|----|----------------|----------------|----------------|----------------|--------|--------|
| S1 | S0 | I ₀ | I ₁ | I ₂ | I ₃ | ̄E | Y |
| X | X | X | X | X | X | H | L |
| L | L | L | X | X | X | L | L |
| L | L | H | X | X | X | L | H |
| L | H | X | L | X | X | L | L |
| L | H | X | H | X | X | L | H |
| H | L | X | X | L | X | L | L |
| H | L | X | X | H | X | L | H |
| H | H | X | X | X | L | L | L |
| H | H | X | X | X | H | L | H |

H = High Voltage Level, L = Low Voltage Level, X = Don't Care

NOTE: Select inputs S1 and S0 are common to both sections.

CD54HC153, CD74HC153, CD54HCT153, CD74HCT153

Absolute Maximum Ratings

| | | |
|---|-------|-------------|
| DC Supply Voltage, V _{CC} | | -0.5V to 7V |
| DC Input Diode Current, I _{IK} | | |
| For V _I < -0.5V or V _I > V _{CC} + 0.5V | | ±20mA |
| DC Output Diode Current, I _{OK} | | |
| For V _O < -0.5V or V _O > V _{CC} + 0.5V | | ±20mA |
| DC Output Source or Sink Current per Output Pin, I _O | | |
| For V _O > -0.5V or V _O < V _{CC} + 0.5V | | ±25mA |
| DC V _{CC} or Ground Current, I _{CC} or I _{GND} | | ±50mA |

Thermal Information

| | |
|--|------------------------|
| Thermal Resistance (Typical, Note 1) | θ _{JA} (°C/W) |
| E (PDIP) Package | 67 |
| M (SOIC) Package | 73 |
| Maximum Junction Temperature | 150°C |
| Maximum Storage Temperature Range | -65°C to 150°C |
| Maximum Lead Temperature (Soldering 10s) | 300°C |
| (SOIC - Lead Tips Only) | |

Operating Conditions

| | | |
|---|-------|-----------------------|
| Temperature Range (T _A) | | -55°C to 125°C |
| Supply Voltage Range, V _{CC} | | |
| HC Types | | .2V to 6V |
| HCT Types | | .45V to 5.5V |
| DC Input or Output Voltage, V _I , V _O | | 0V to V _{CC} |
| Input Rise and Fall Time | | |
| 2V | | 1000ns (Max) |
| 4.5V | | 500ns (Max) |
| 6V | | 400ns (Max) |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS | |
|--------------------------------------|-----------------|------------------------------------|---------------------|------------------------|------|-----|------|---------------|------|----------------|------|-------|--|
| | | V _I (V) | I _O (mA) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | |
| HC TYPES | | | | | | | | | | | | | |
| High Level Input Voltage | V _{IH} | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V | |
| | | | | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V | |
| | | | | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V | |
| Low Level Input Voltage | V _{IL} | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V | |
| | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V | |
| | | | | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V | |
| High Level Output Voltage CMOS Loads | V _{OH} | V _{IH} or V _{IL} | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V | |
| | | | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V | |
| | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V | |
| High Level Output Voltage TTL Loads | | | - | - | - | - | - | - | - | - | - | V | |
| | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V | |
| | | | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V | |
| Low Level Output Voltage CMOS Loads | V _{OL} | V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| Low Level Output Voltage TTL Loads | | | - | - | - | - | - | - | - | - | - | V | |
| | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V | |
| | | | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V | |
| Input Leakage Current | I _I | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | µA | |
| Quiescent Device Current | I _{CC} | V _{CC} or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | µA | |

CD54HC153, CD74HC153, CD54HCT153, CD74HCT153

DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS |
|--|---------------------------|------------------------------------|---------------------|------------------------|------|-----|------|---------------|------|----------------|-----|-------|
| | | V _I (V) | I _O (mA) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| HCT TYPES | | | | | | | | | | | | |
| High Level Input Voltage | V _{IH} | - | - | 4.5 to 5.5 | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | V _{IL} | - | - | 4.5 to 5.5 | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | V _{OH} | V _{IH} or V _{IL} | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | V _{OL} | V _{IH} or V _{IL} | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I _I | V _{CC} and GND | 0 | 5.5 | - | - | ±0.1 | - | ±1 | - | ±1 | µA |
| Quiescent Device Current | I _{CC} | V _{CC} or GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | µA |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ΔI _{CC} (Note 2) | V _{CC} -2.1 | - | 4.5 to 5.5 | - | 100 | 360 | - | 450 | - | 490 | µA |

NOTE:

2. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

| INPUT | UNIT LOADS |
|--------|------------|
| Data | 0.45 |
| Enable | 0.6 |
| Select | 1.35 |

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g.
360µA max at 25°C.

Switching Specifications Input t_r, t_f = 6ns

| PARAMETER | SYMBOL | TEST CONDITIONS | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS |
|--|--|-----------------------|------------------------|------|-----|-----|---------------|-----|----------------|-----|-------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| HC TYPES | | | | | | | | | | | |
| Propagation Delay (Figure 1) S to Y | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 160 | - | 200 | - | 240 | ns |
| | | | 4.5 | - | - | 32 | - | 40 | - | 48 | ns |
| | | C _L = 15pF | 5 | - | 13 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 27 | - | 34 | - | 41 | ns |

CD54HC153, CD74HC153, CD54HCT153, CD74HCT153

Switching Specifications Input $t_r, t_f = 6\text{ns}$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | V_{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | |
|---|--------------------|---------------------|---------------------|------|-----|-----|---------------|-----|----------------|-----|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX |
| I to Y | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 2 | - | - | 145 | - | 180 | - | 220 |
| | | | 4.5 | - | - | 29 | - | 36 | - | 44 |
| | | $C_L = 15\text{pF}$ | 5 | - | 12 | - | - | - | - | ns |
| | | $C_L = 50\text{pF}$ | 6 | - | - | 25 | - | 31 | - | 38 |
| E to Y | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 2 | - | - | 120 | - | 150 | - | 180 |
| | | | 4.5 | - | - | 24 | - | 30 | - | 36 |
| | | $C_L = 15\text{pF}$ | 5 | - | 9 | - | - | - | - | ns |
| | | $C_L = 50\text{pF}$ | 6 | - | - | 20 | - | 26 | - | 31 |
| Output Transition Time (Figure 1) | t_{TLH}, t_{THL} | $C_L = 50\text{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 |
| | | | 4.5 | - | - | 15 | - | 19 | - | 22 |
| | | | 6 | - | - | 13 | - | 16 | - | 19 |
| Input Capacitance | C_{IN} | - | - | - | - | 10 | - | 10 | - | 10 |
| Power Dissipation Capacitance (Notes 3, 4) | C_{PD} | - | 5 | - | 45 | - | - | - | - | pF |
| HCT TYPES | | | | | | | | | | |
| Propagation Delay (Figure 2) S to Y | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 34 | - | 43 | - | 51 |
| | | | $C_L = 15\text{pF}$ | 5 | - | 14 | - | - | - | - |
| I to Y | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 24 | - | 30 | - | 36 |
| | | | $C_L = 15\text{pF}$ | 5 | - | 9 | - | - | - | - |
| I to Y | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 34 | - | 43 | - | 51 |
| | | | $C_L = 15\text{pF}$ | 5 | - | 14 | - | - | - | - |
| E to Y | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 27 | - | 34 | - | 41 |
| | | | $C_L = 15\text{pF}$ | 5 | - | 11 | - | - | - | - |
| Output Transition Time | t_{TLH}, t_{THL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 |
| Input Capacitance | C_{IN} | - | - | - | - | 10 | - | 10 | - | 10 |
| Power Dissipation Capacitance (Notes 3, 4) | C_{PD} | - | 5 | - | 45 | - | - | - | - | pF |

NOTES:

3. C_{PD} is used to determine the dynamic power consumption, per multiplexer.

4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuit and Waveform





FIGURE 1. PROPAGATION DELAY TIMES


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| PINS **\nDIM | 14 | 16 | 18 | 20 |
|--------------|------------------------|------------------------|------------------------|------------------------|
| A | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC |
| B MAX | 0.785 (19,94) | .840 (21,34) | 0.960 (24,38) | 1.060 (26,92) |
| B MIN | — | — | — | — |
| C MAX | 0.300 (7,62) | 0.300 (7,62) | 0.310 (7,87) | 0.300 (7,62) |
| C MIN | 0.245 (6,22) | 0.245 (6,22) | 0.220 (5,59) | 0.245 (6,22) |



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



4040047/E 09/01

- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0.15).
 D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265