



TRIPLE 3-INPUT AND GATE

The HEF4073B provides the positive triple 3-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4073BP : 14-lead DIL; plastic (SOT-27).

HEF4073BD : 14-lead DIL; ceramic (cerdip) (SOT-73).

HEF4073BT : 14-lead mini-pack; plastic

(SO-14; SOT-108A).




Fig.3 Logic diagram (one gate).

FAMILY DATA

IDD LIMITS category GATES

} see Family Specifications



A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	55	110	ns
	10		25	50	ns
	15		20	40	ns
	5	t_{PLH}	45	90	ns
	10		20	40	ns
	15		15	30	ns
Output transition times HIGH to LOW	5	t_{THL}	60	120	ns
	10		30	60	ns
	15		20	40	ns
	5	t_{TLH}	60	120	ns
	10		30	60	ns
	15		20	40	ns

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$600 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $2700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $8400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)