



Integrated Device Technology, Inc.

FAST CMOS BUFFER/CLOCK DRIVER

IDT49FCT805/A
IDT49FCT806/A

FEATURES:


- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 700ps (max.)
- Low duty cycle distortion < 1ns (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- Rail-to-rail output voltage swing
- High drive: -24mA IOH, 64mA IOL
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- 'Heartbeat' monitor output
- Available in DIP, SOIC, SSOP (805 only), QSOP (805 only), Cerpack and LCC packages
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT49FCT805/A and IDT49FCT806/A are clock drivers built using advanced dual metal CMOS technology. The IDT49FCT805/A is a non-inverting clock driver and the IDT49FCT806/A is an inverting clock driver. Each device consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. The devices feature a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The IDT49FCT805/A and IDT49FCT806/A offer low capacitance inputs with hysteresis. Rail-to-rail output swing improves noise margin and allows easy interface with CMOS inputs.


FUNCTIONAL BLOCK DIAGRAMS

IDT49FCT805



2574 drw 01

IDT49FCT806



2574 drw 02


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1996


PIN CONFIGURATIONS

IDT49FCT805



DIP/SOIC/SSOP/QSOP/CERPACK
TOP VIEW


2574 drw 03



LCC
TOP VIEW


2574 drw 04

IDT49FCT806



DIP/SOIC/CERPACK
TOP VIEW

2574 drw 05



LCC
TOP VIEW

2574 drw 06

PIN DESCRIPTION

| Pin Names | Description |
|------------------------------------|---|
| $\overline{OE}_A, \overline{OE}_B$ | 3-State Output Enable Inputs (Active LOW) |
| INA, INB | Clock Inputs |
| OA _n , OB _n | Clock Outputs (FCT805) |
| $\overline{OA}_n, \overline{OB}_n$ | Clock Outputs (FCT806) |
| MON | Monitor Output (FCT805) |
| \overline{MON} | Monitor Output (FCT806) |

NOTE:

2574 tbl 01

- Pin 8 is not internally connected on devices with a "K" prefix in the date code. On older devices, pin 8 is internally connected to GND. To insure compatibility with all products, pin 8 should be connected to GND at the board level.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max. | Unit |
|----------------------|--------------------------------------|------------------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to V _{CC} +0.5 | V |
| TSTG | Storage Temperature | -65 to +150 | °C |
| IOUT | DC Output Current | -60 to +120 | mA |

NOTES:

2574 Ink 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Input and V_{CC} terminals.
- Output and I/O terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4.5 | 6.0 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 5.5 | 8.0 | pF |

NOTE:

2574 Ink 04

- This parameter is measured at characterization but not tested.

FUNCTION TABLE⁽¹⁾

| Inputs | | Outputs | | | |
|------------------------------------|----------|-----------------------------------|-----|------------------------------------|------------------|
| | | 49FCT805 | | 49FCT806 | |
| $\overline{OE}_A, \overline{OE}_B$ | INA, INB | OA _n , OB _n | MON | $\overline{OA}_n, \overline{OB}_n$ | \overline{MON} |
| L | L | L | L | H | H |
| L | H | H | H | L | L |
| H | L | Z | L | Z | H |
| H | H | Z | H | Z | L |

NOTE:

2574 tbl 02

- H = HIGH, L = LOW, Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V

Commercial: T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5%; Military: T_A = -55°C to +125°C, V_{CC} = 5.0V ± 10%

| Symbol | Parameter | Test Conditions ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Unit | |
|------------------|-----------------------------------|--|--|---------------------|-----------------|------|--------------------------------|
| V _{IH} | Input HIGH Level | Guaranteed Logic HIGH Level | 2.0 | — | — | V | |
| V _{IL} | Input LOW Level | Guaranteed Logic LOW Level | — | — | 0.8 | V | |
| I _{IH} | Input HIGH Current ⁽⁵⁾ | V _{CC} = Max. V _I = V _{CC} | — | — | ±1 | μA | |
| I _{IL} | Input LOW Current ⁽⁵⁾ | V _{CC} = Max. V _I = GND | — | — | ±1 | μA | |
| I _{OZH} | Off State (HIGH Z) ⁽⁵⁾ | V _{CC} = Max. V _O = V _{CC} | — | — | ±1 | μA | |
| I _{OZL} | Output Current ⁽⁵⁾ | V _{CC} = Max. V _O = GND | — | — | ±1 | μA | |
| V _{IK} | Clamp Diode Voltage | V _{CC} = Min., I _{IN} = -18mA | — | -0.7 | -1.2 | V | |
| I _{OS} | Short Circuit Current | V _{CC} = Max. ⁽³⁾ , V _O = GND | -60 | -120 | — | mA | |
| V _{OH} | Output HIGH Voltage | V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32μA | V _{HC} | V _{CC} | — | V | |
| | | V _{CC} = Min. V _{IN} = V _{IH} or V _{IL} | I _{OH} = -300μA | V _{HC} | V _{CC} | | — |
| | | | I _{OH} = -12mA MIL. I _{OH} = -15mA COM'L. | 3.6 | 4.3 | | — |
| | | | I _{OH} = -24mA MIL. I _{OH} = -24mA COM'L. | 2.4 | 3.8 | | — |
| V _{OL} | Output LOW Voltage | V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA | — | GND | V _{LC} | V | |
| | | V _{CC} = Min. V _{IN} = V _{IH} or V _{IL} | I _{OL} = 300μA | — | GND | | V _{LC} ⁽⁴⁾ |
| | | | I _{OL} = 48mA MIL. I _{OL} = 64mA COM'L. | — | 0.3 | | 0.55 |
| V _H | Input Hysteresis for all inputs | — | — | 200 | — | mV | |
| I _{CC} | Quiescent Power Supply Current | V _{CC} = Max., V _{IN} = GND or V _{CC} | — | 5 | 500 | μA | |

NOTES:

2574 tbl 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.
- The test limit for this parameter is ± 5μA at T_A = -55°C.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------------|---|---|--|------|---------------------|--------------------|----------------|
| ΔI_{CC} | Quiescent Power Supply Current TTL Inputs HIGH | $V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$ | | — | 1.0 | 2.5 | mA |
| I_{CCD} | Dynamic Power Supply Current ⁽⁴⁾ | $V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 0.15 | 0.20 | mA/ MHz/bit |
| I_C | Total Power Supply Current ⁽⁶⁾ | $V_{CC} = \text{Max.}$ Outputs Open $f_o = 10\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = V_{CC}$ Mon. Output Toggling | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 1.5 | 2.5 | mA |
| | | | $V_{IN} = 3.4V$ $V_{IN} = \text{GND}$ | — | 2.0 | 3.8 | |
| | | $V_{CC} = \text{Max.}$ Outputs Open $f_o = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ Eleven Outputs Toggling | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 4.1 | 6.0 ⁽⁵⁾ | |
| | | | $V_{IN} = 3.4V$ $V_{IN} = \text{GND}$ | — | 5.1 | 8.5 ⁽⁵⁾ | |

2574 tbl 06

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input; ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} \text{DHNT} + I_{CCD} (f_o \text{No})$
 $I_{CC} = \text{Quiescent Current (Iccl, Icch and Iccz)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (V}_{IN} = 3.4V)$
 $\text{DH} = \text{Duty Cycle for TTL Inputs High}$
 $\text{NT} = \text{Number of TTL Inputs at DH}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_o = \text{Output Frequency}$
 $\text{No} = \text{Number of Outputs at } f_o$
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE^(3,4)

| Symbol | Parameter | Condition ⁽¹⁾ | IDT49FCT805/806 | | | | IDT49FCT805A/806A | | | | Unit |
|--------------|--|--------------------------|---------------------|------|---------------------|------|---------------------|------|---------------------|------|------|
| | | | Com'l. | | Mil. | | Com'l. | | Mil. | | |
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| tPLH tPHL | Propagation Delay INA to OAn, INB to OBn | CL = 50pF RL = 500Ω | 1.5 | 5.6 | 1.5 | 6.3 | 1.5 | 5.3 | 1.5 | 6.0 | ns |
| tR | Output Rise Time | | — | 1.5 | — | 1.5 | — | 1.5 | — | 1.5 | ns |
| tF | Output Fall Time | | — | 1.5 | — | 1.5 | — | 1.5 | — | 1.5 | ns |
| tsk(o) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.7 | — | 0.9 | — | 0.7 | — | 0.9 | ns |
| tsk(p) | Pulse skew: skew between opposite transitions of same output (tPHL-tPLH) | | — | 1.0 | — | 1.1 | — | 1.0 | — | 1.1 | ns |
| tsk(t) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | | — | 1.5 | — | 1.5 | — | 1.5 | — | 1.5 | ns |
| tPZL tPZH | Output Enable Time OEA to OAn, OEB to OBn | | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 8.0 | 1.5 | 8.5 | ns |
| tPLZ tPHZ | Output Disable Time OEA to OAn, OEB to OBn | | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 7.0 | 1.5 | 7.5 | ns |


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. tPLH, tPHL, tsk(t) are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

2574 tbl 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



ENABLE AND DISABLE TIME SWITCH POSITION


| Test | Switch |
|-----------------------------|--------|
| Disable LOW Enable LOW | Closed |
| Disable HIGH Enable HIGH | Open |

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2574 Ink 11

PACKAGE DELAY




OUTPUT SKEW - tsk(o)




$$t_{SK(o)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

2574 drw 09

PULSE SKEW - tsk(p)



PACKAGE SKEW - tsk(t)




$$t_{SK(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Package 1 and Package 2 are same device type and speed grade

2574 drw 11

ENABLE AND DISABLE TIMES




NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: $f \leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$

2574 drw 12

ORDERING INFORMATION



2574 drw 17