



MITSUBISHI LSIs

# M5M41001BP, J, L-7, -8, -10

NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

## DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the RAS-only refresh mode, the hidden refresh mode and CAS before RAS refresh mode are available.

## FEATURES


Type name	RAS access time (max. ns)	CAS access time (max. ns)	Nibble access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
P M5M41001BJ-7 L	70	20	20	140	230
P M5M41001BJ-8 L	80	20	20	160	200
P M5M41001BJ-10 L	100	25	25	190	175

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single 5V±10% supply
- Low standby power dissipation  
2.75mW (Max) . . . . . CMOS Input level
- Low operating power dissipation  
M5M41001BP, J, L-7 . . . . . 440mW (Max)  
M5M41001BP, J, L-8 . . . . . 385mW (Max)  
M5M41001BP, J, L-10 . . . . . 330mW (Max)
- Unlatched output enables two-dimensional chip selection
- Early-write operation gives common I/O capability
- Read-Modify-Write, RAS-only-Refresh, Nibble Mode capabilities.
- CAS before RAS refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- CAS controlled output allows hidden refresh.


## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


## PIN CONFIGURATION (TOP VIEW)



## Outline 18P4Y (DIP)



## Outline 26POJ (SOJ)



## Outline 20P5L-A(ZIP)

NC: NO CONNECTION


**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****FUNCTION**

The M5M41001BP, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., Nibble mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Output	Refresh	Remark
	RAS	CAS	W	D	Row address	Column address			
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Note.
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open  
Nibble mode is identical, and nibble mode column address is DNC while toggling CAS

**BLOCK DIAGRAM**

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>A</sub> = 25°C	10000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>tstg</sub>	Storage temperature		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0~70°C, unless otherwise noted) (Note 1)**

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>**ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5mA	2.4			V <sub>CC</sub> V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2mA	0			0.4 V
I <sub>OZ</sub>	Off-state output current	Q floating, 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-10		10	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ 6.5, Other input pins = 0V	-10		10	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> operating (Note 3, 4)	M5M41001B-7 M5M41001B-8 M5M41001B-10	RAS, CAS cycling t <sub>RC</sub> = t <sub>WC</sub> = min, output open		80 70 60	mA
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , standby		RAS = CAS = V <sub>IH</sub> , output open RAS = CAS ≥ V <sub>CC</sub> - 0.5, output open		2 0.5	mA
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> refreshing (Note 3)	M5M41001B-7 M5M41001B-8 M5M41001B-10	RAS cycling, CAS = V <sub>IH</sub> t <sub>RC</sub> = min, output open		80 70 60	mA
I <sub>CC5(AV)</sub>	Average supply current from V <sub>CC</sub> nibble mode (Note 3, 4)	M5M41001B-7 M5M41001B-8 M5M41001B-10	RAS = V <sub>IL</sub> , CAS = cycling t <sub>NC</sub> = min, output open		35 35 30	mA
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> CAS before RAS refresh mode (Note 3)	M5M41001B-7 M5M41001B-8 M5M41001B-10	CAS before RAS refresh cycling t <sub>RC</sub> = min, output open		80 70 60	mA

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub>, I<sub>CC5(AV)</sub> and I<sub>CC6(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I<sub>CC1(AV)</sub> and I<sub>CC5(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE (T<sub>A</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I(A)</sub>	Input capacitance, address inputs (Note 5)	V <sub>I</sub> = V <sub>SS</sub> f = 1MHz V <sub>I</sub> = 25mVRms			5	pF
C <sub>I(D)</sub>	Input capacitance, data input				5	pF
C <sub>I(W)</sub>	Input capacitance, write control input				7	pF
C <sub>I(RAS)</sub>	Input capacitance, RAS input				7	pF
C <sub>I(CAS)</sub>	Input capacitance, CAS input				7	pF
C <sub>O</sub>	Output capacitance		V <sub>O</sub> = V <sub>SS</sub> , f = 1MHz, V <sub>I</sub> = 25mVRms		7	pF

Note 5: C<sub>I(A)</sub> of ZIF is 6pF (max).

**M5M41001BP, J, L-7, -8, -10****NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 6)**

Symbol	Parameter	Limits						Unit
		M5M41001B-7		M5M41001B-8		M5M41001B-10		
Min	Max	Min	Max	Min	Max	Min	Max	
$t_{CAC}$	Access time from $\overline{CAS}$ (Note 7, 8)		20		20		25	ns
$t_{RAC}$	Access time from $\overline{RAS}$ (Note 7, 9)		70		80		100	ns
$t_{NAC}$	Access time from $\overline{CAS}$ (Nibble mode) (Note 7, 10)		20		20		25	ns
$t_{CAA}$	Column address access time (Note 7, 11)		35		40		50	ns
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low (Note 7)	5		5		5		ns
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (Note 12)	0	20	0	20	0	25	ns

Note 6: An initial pause of 500μs is required after power-up followed by any 8 RAS or RAS/CAS cycles before proper device operation is achieved.

Note that  $\overline{RAS}$  may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assume the  $t_{RCD} \geq t_{RCD(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

9: Assumes that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCD}$  or  $t_{RAD}$  exceeds the value shown.

10: Assume that CAS access time at the 2nd, 3rd and 4th CAS cycles on nibble mode.

11: Assume that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .

12:  $t_{OFF(max)}$  defines the time at which the output achieves the high impedance state ( $I_{OUT} \leq |\pm 10\mu A|$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Nibble Mode Cycles)**

( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, see notes 13, 14)

Symbol	Parameter	Limits						Unit
		M5M41001B-7		M5M41001B-8		M5M41001B-10		
Min	Max	Min	Max	Min	Max	Min	Max	
$t_{REF}$	Refresh cycle time		8		8		8	ms
$t_{RP}$	RAS high pulse width		60		70		80	ns
$t_{RCD}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 15)	20	50	25	60	25	75	ns
$t_{CRP}$	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low (Note 16)	10		10		10		ns
$t_{CPN}$	CAS high pulse width		10		10		10	ns
$t_{RAD}$	Column address delay time from $\overline{RAS}$ low (Note 17)	15	35	20	40	20	50	ns
$t_{ASR}$	Row address setup time before $\overline{RAS}$ low	0		0		0		ns
$t_{ASC}$	Column address setup time before $\overline{CAS}$ low (Note 18)	0	10	0	15	0	20	ns
$t_{RAH}$	Row address hold time after $\overline{RAS}$ low		10		15		15	ns
$t_{CAH}$	Column address hold time after $\overline{CAS}$ low		15		20		20	ns
$t_T$	Transition time (Note 19)	3	50	3	50	3	50	ns

Note 13: The timing requirements are assumed  $t_T = 5$  ns.

14:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.

15:  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAC}$  and  $t_{CAA}$  as shown in notes 8, 11.  $t_{RCD(min)}$  is specified as  $t_{RCD(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$ .

16:  $t_{CRP}$  requirement is applicable for all RAS/CAS cycles.

17:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ , access time is controlled exclusively by  $t_{CAA}$ .

18:  $t_{ASC(max)}$  is specified as a reference point only of address access time. If  $t_{RCD} \geq t_{RCD(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ , access time is controlled exclusively by  $t_{CAC}$ .  
19:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

**Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit
		M5M41001B-7		M5M41001B-8		M5M41001B-10		
Min	Max	Min	Max	Min	Max	Min	Max	
$t_{RC}$	Read cycle time	140		160		190		ns
$t_{RAS}$	RAS low pulse width	70	10000	80	10000	100	10000	ns
$t_{CAS}$	CAS low pulse width	20	10000	20	10000	25	10000	ns
$t_{CSH}$	CAS hold time after $\overline{RAS}$ low	70		80		100		ns
$t_{RSH}$	RAS hold time after $\overline{CAS}$ low	20		20		25		ns
$t_{RCS}$	Read setup time before $\overline{CAS}$ low	0		0		0		ns
$t_{RCH}$	Read hold time after $\overline{CAS}$ high (Note 20)	0		0		0		ns
$t_{RRH}$	Read hold time after $\overline{RAS}$ high (Note 20)	10		10		10		ns
$t_{RAL}$	Column address to $\overline{RAS}$ setup time	35		40		50		ns
$t_{RPC}$	Precharge to $\overline{CAS}$ active time	0		0		0		ns

Note 20: Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Write Cycle**

Symbol	Parameter	Limits						Unit	
		M5M41001B-7		M5M41001B-8		M5M41001B-10			
		Min	Max	Min	Max	Min	Max		
$t_{WC}$	Write cycle time	140		160		190		ns	
$t_{RAS}$	RAS low pulse width	70	10000	80	10000	100	10000	ns	
$t_{CAS}$	CAS low pulse width	20	10000	20	10000	25	10000	ns	
$t_{CSH}$	CAS hold time after RAS low	70		80		100		ns	
$t_{RSH}$	RAS hold time after CAS low	20		20		25		ns	
$t_{WCS}$	Write setup time before CAS low	(Note 23)		0	0	0		ns	
$t_{WCH}$	Write hold time after CAS low	15		15		20		ns	
$t_{WP}$	Write pulse width	15		15		20		ns	
$t_{DS}$	Data setup time	0		0		0		ns	
$t_{DH}$	Data hold time after CAS low	15		15		20		ns	

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit	
		M5M41001B-7		M5M41001B-8		M5M41001B-10			
		Min	Max	Min	Max	Min	Max		
$t_{RWC}$	Read-Write cycle time	(Note 21)		165		185		220	
$t_{RMWC}$	Read-Modify-Write cycle time	(Note 22)		165		185		220	
$t_{RAS}$	RAS low pulse width	95	10000	105	10000	130	10000	ns	
$t_{CAS}$	CAS low pulse width	45	10000	45	10000	55	10000	ns	
$t_{CSH}$	CAS hold time after RAS low	95		105		130		ns	
$t_{RSH}$	RAS hold time after CAS low	45		45		55		ns	
$t_{ROS}$	Read setup time before CAS low	0		0		0		ns	
$t_{CWD}$	Delay time, CAS low to write low	(Note 23)		20		20		25	
$t_{RWD}$	Delay time, RAS low to write low	(Note 23)		70		80		100	
$t_{CWL}$	CAS hold time after write low	20		20		25		ns	
$t_{RWL}$	RAS hold time after write low	20		20		25		ns	
$t_{WP}$	Write pulse width	15		15		20		ns	
$t_{DS}$	Data setup time	0		0		0		ns	
$t_{DH}$	Data hold time after write low	15		15		20		ns	
$t_{AWD}$	Delay time, address to write low	(Note 23)		35		40		50	

Note 21:  $t_{RWC}$  is specified as  $t_{RWC(min)} = t_{RCD(max)} + t_{CWD(min)} + t_{RWL(min)} + t_{RP(min)} + 3t_T$ .

22:  $t_{RMWC}$  is specified as  $t_{RMWC(min)} = t_{RAC(max)} + t_{RWL(min)} + t_{RP(min)} + 3t_T$ .

23:  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  do not define the limits of operation, but are included as electrical characteristics only. When  $t_{WCS} \geq t_{WCS(min)}$ , an early-write cycle is performed, and the data output keeps the high-impedance state. When  $t_{RWD} \geq t_{RWD(min)}$ ,  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (at access time and until CAS goes back to V<sub>IH</sub>) is indeterminate.



**M5M41001BP, J, L-7, -8, -10****NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****CAS before RAS Refresh Cycle (Note 24)**

Symbol	Parameter	Limits						Unit	
		M5M41001B-7		M5M41001B-8		M5M41001B-10			
		Min	Max	Min	Max	Min	Max		
t <sub>CSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns	
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		15		20		ns	
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns	

Note 24: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**Nibble Mode Cycle (Read, Write, Read-Write Read-Modify-Write Cycle)**

Symbol	Parameter	Limits						Unit	
		M5M41001B-7		M5M41001B-8		M5M41001B-10			
		Min	Max	Min	Max	Min	Max		
t <sub>NC</sub>	Nibble mode cycle time	40		40		45		ns	
t <sub>NRWC</sub>	Nibble mode Read-Write, Read-Modify-Write cycle time	65		65		75		ns	
t <sub>NCAS</sub>	Nibble mode CAS low pulse width	20	10000	20	10000	25	10000	ns	
t <sub>NCRW</sub>	Nibble mode CAS low pulse width for R-W, R-M-W cycle	45	10000	45	10000	55	10000	ns	
t <sub>NCP</sub>	Nibble mode CAS precharge time	10		10		10		ns	
t <sub>NRSH</sub>	Nibble mode RAS hold time	20		20		25		ns	
t <sub>NCWD</sub>	Nibble mode CAS to write delay	20		20		25		ns	
t <sub>NRWL</sub>	Nibble mode Write to RAS lead time	20		20		25		ns	
t <sub>NCWL</sub>	Nibble mode Write to CAS lead time	20		20		25		ns	
t <sub>NWCS</sub>	Nibble mode Write setup time before CAS	0		0		0		ns	
t <sub>NWCH</sub>	Nibble mode Write hold time after CAS	15		15		20		ns	

**Nibble-Mode Addressing Sequence Example**

Sequence	Nibble bit	Column address									Row address									
		A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	A <sub>8</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	A <sub>8</sub>	
RAS/CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	0
toggle CAS	2	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0
toggle CAS	3	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0
toggle CAS	4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
toggle CAS	1	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0


External address

Internally generated address

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

**Timing Diagram (Note 25)**

**Read Cycle**



Note 25




Indicates the don't care input.

$V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$





Indicates the invalid output.


**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Write Cycle (Early Write)**

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT) DYNAMIC RAM**


**Write Cycle (Delayed Write)**




**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read-Write and Read-Modify-Write Cycle**

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****RAS-only-Refresh Cycle (Note 26)**

Note 26:  $\overline{W}, D = \text{don't care}$ ,  $A_9$  may be  $V_{IH}$  or  $V_{IL}$

**CAS before RAS Refresh Cycle (Note 27)**


Note 27:  $\overline{W}, D = \text{don't care}$


**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Hidden Refresh Cycle (Read) (Note 28)**


Note 28: Early write, delayed write, read-write or read-modify-write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle shown before.

## **NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

## **Nibble Mode Read Cycle**



**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Nibble Mode Write Cycle (Early Write)**

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT) DYNAMIC RAM****Nibble Mode Delayed Write Cycle**

**NIBBLE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Nibble Mode, Read-Write and Read-Modify-Write Cycle**