

M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 65536-word by 16-bit dynamic RAMs, fabricated with a high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of quadruple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

Self or extended refresh current is small enough for battery back-up application.

This device has 2W and 1CAS terminals with a refresh cycle of 256 cycles every 4ms.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M411664AXX-5,-5S	50	13	25	13	90	625
M5M411664AXX-6,-6S	60	15	30	15	110	550
M5M411664AXX-7,-7S	70	20	35	20	130	475

XX=J, TP1

- AJ:40pin SOJ/400mil, ATP1: 42 pin TSOP(II)/300mil
- Single 5V±10% supply
- Low stand-by power dissipation
CMOS Input level5.5 mW(Max)
CMOS Input level550 μW(Max) *
- Operating power dissipation
M5M411664Axx -5,-5S688 mW(Max)
M5M411664Axx -6,-6S605 mW(Max)
M5M411664Axx -7,-7S523 mW(Max)
- Self refresh capability *
Self refresh current150 μA(max)
- Extended refresh capability
Extended refresh current150 μA(max)
- Fast-page mode (256-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode, OE and W to control output buffer impedance
- 256 refresh cycles every 4ms (A0~A7)
- 256 CAS before RAS refresh cycles every 32ms (A0~A7) *
for extended refresh
- Byte control for Read / Write operation(2W,1CAS type)
- *:Applicable to self refresh version (M5M411664AXX-5S,-6S,-7S :option) only

APPLICATION


Microcomputer memory, Refresh memory for CRT, Frame Buffer memory for CRT.

PIN DESCRIPTION


Pin Name	Function
A0~A7	Address Inputs
DQ1~DQ16	Data Inputs/Outputs
RAS	Row Address Strobe Input
CAS	Column Address Strobe Input
LW	Lower Byte Control Write Control Input
UW	Upper Byte Control Write Control Input
OE	Output Enable Input
Vcc	Power Supply (+5V)
Vss	Ground (0V)

M5M411664AJ, TP1-5,-5S: Under development

PIN CONFIGURATION (TOP VIEW)



Outline 40P0K (40pin 400mil SOJ)



Outline 42P3U-E (42pin 300mil TSOP)

NC : NO CONNECTION

6249825 0029871 374



M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM


FUNCTION

In addition to normal read, write, and read-modify-write operations the M5M411664ATP1,AJ provides a number of other functions, e.g., Fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1. Input conditions for each mode

Operation	Inputs							Input / Output				Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{LW}}$	$\overline{\text{UW}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	Row address	Column address	Lower		Upper			
								D	Q	D	Q		
Read	ACT	NAC	NAC	ACT	ACT	APD	APD	OPN	VLD	OPN	VLD	YES	Fast-page mode identical
Early write	ACT	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	VLD	OPN	YES	
Upper early	ACT	NAC	ACT	ACT	DNC	APD	APD	DNC	OPN	VLD	OPN	YES	
Lower early	ACT	ACT	NAC	ACT	DNC	APD	APD	VLD	OPN	DNC	OPN	YES	
Delayed write	ACT	ACT	ACT	ACT	ACT	APD	APD	VLD	OPN	VLD	OPN	YES	
Upper delayed	ACT	NAC	ACT	ACT	ACT	APD	APD	DNC	OPN	VLD	OPN	YES	
Lower delayed	ACT	ACT	NAC	ACT	ACT	APD	APD	VLD	OPN	DNC	OPN	YES	
Read-modify-W	ACT	ACT	ACT	ACT	ACT	APD	APD	VLD	OPN	VLD	OPN	YES	
Upper RMW	ACT	NAC	ACT	ACT	ACT	APD	APD	DNC	OPN	VLD	OPN	YES	
Lower RMW	ACT	ACT	NAC	ACT	ACT	APD	APD	VLD	OPN	DNC	OPN	YES	
RAS only-R	ACT	DNC	DNC	NAC	DNC	APD	DNC	DNC	OPN	DNC	OPN	YES	
Hidden refresh	ACT	NAC	NAC	ACT	ACT	DNC	DNC	OPN	VLD	OPN	VLD	YES	
CBR refresh (Extended)	ACT	DNC	DNC	ACT	DNC	DNC	DNC	DNC	OPN	DNC	OPN	YES	
Self Refresh*	ACT	DNC	DNC	ACT	DNC	DNC	DNC	DNC	OPN	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	DNC	OPN	NO	

Note : ACT; active, DNC; don't care, VLD; valid, IVD; invalid, APD; applied, OPN; open, NAC; nonactive



M5M411664AJ, TP1-5,-5S: Under development

6249825 0029872 200



M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0 ~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.0	V
V _{IL}	Low-level input voltage, all inputs	-0.5 **		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

** : V_{IL(min)} is -2.0V when pulse width is less than 25ns. (pulse width is with respect to V_{SS}.)

ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}= 5V±10%, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-2.5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} =2.1mA	0		0.4	V
I _{OZ}	Off-state output voltage	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IH} ≤ 6.0V, Other inputs pins=0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} operating (Note 3,4,5)	M5M411664A-5,-5S	RAS, CAS cycling		125	mA
		M5M411664A-6,-6S	trc = twc = min. output open		110	
		M5M411664A-7,-7S			95	
I _{CC2}	Supply current from V _{CC} , stand-by (Note 6)	RAS=CAS = V _{IH} , output open		2	mA	
		RAS=CAS ≥ V _{CC} -0.5V output open		1.0		
I _{CC3(AV)}	Average supply current from V _{CC} , RAS only refresh mode (Note 3,5)	M5M411664A-5,-5S	RAS cycling, CAS = V _{IH}		125	mA
		M5M411664A-6,-6S	trc = min. output open		110	
		M5M411664A-7,-7S			95	
I _{CC4(AV)}	Average supply current from V _{CC} Fast Page Mode (Note 3,4,5)	M5M411664A-5,-5S	RAS = V _{IL} , CAS cycling		125	mA
		M5M411664A-6,-6S	t _{PC} = min. output open		110	
		M5M411664A-7,-7S			95	
I _{CC6(AV)}	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3,5)	M5M411664A-5,-5S	CAS before RAS refresh cycling		115	mA
		M5M411664A-6,-6S	trc = min. output open		100	
		M5M411664A-7,-7S			85	
I _{CC8(AV)*}	Average supply current from V _{CC} Extended-Refresh mode (Note 6)	RAS cycling CAS ≤ 0.2V or CAS before RAS refresh cycling RAS ≤ 0.2V or ≥ V _{CC} -0.2V CAS ≤ 0.2V or ≥ V _{CC} -0.2V W ≤ 0.2V or ≥ V _{CC} -0.2V OE ≤ 0.2V or ≥ V _{CC} -0.2V A ₀ ~A ₇ ≤ 0.2V or ≥ V _{CC} -0.2V DQ = open trc = 125 μs, t _{RAS} = t _{RAS min} ~ 1 μs			150	μA
I _{CC9(AV)*}	Average supply current from V _{CC} Self-Refresh mode (Note 6)	RAS=CAS ≤ 0.2V output open			150	μA

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)}, and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

Address transient between RAS and CAS happens once or less. Address transient during CAS cycle happens once or less.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.

M5M411664AJ, TP1-5,-5S: Under development

6249825 0029873 147



M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

CAPACITANCE (Ta=0~70°C, Vcc= 5V±10%, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditons	Limits			Unit
			Min	Typ	Max	
C(I/A)	Input capacitance, address inputs	Vi =Vss f=1MHz Vi=25mVrms			5	pF
C(CLK)	Input capacitance, clock inputs				7	pF
C(I/O)	Input/Output capacitance, data ports				7	pF

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc= 5V±10%, Vss=0V, unless otherwise noted) (Note 6,14,15)

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from \overline{CAS} low (Note 7,8)		13		15		20	ns
tRAC	Access time from \overline{RAS} low (Note 7,9)		50		60		70	ns
tAA	Column address access time (Note 7,10)		25		30		35	ns
tCPA	Access time from \overline{CAS} precharge (Note 7,11)		30		35		40	ns
tOEA	Access time from \overline{OE} low (Note 7)		13		15		20	ns
tCLZ	Output low impedance time from \overline{CAS} low (Note 7)	5		5		5		ns
tOEZ	Output disable time after \overline{OE} high (Note 12)		13		15		20	ns
tOFF	Output disable time after \overline{CAS} high (Note 12)		13		15		20	ns

- Note 6 : An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -Only refresh).
 Note the \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods (greater than 4ms) of \overline{RAS} inactivity before proper device operation is achieved.
- 7 : Measured with a load circuit equivalent to 1TTL loads and 50pF.
- 8 : Assumes that $tRCD \geq tRCD(max)$ and $tASC \geq tASC(max)$ and $tCP \geq tCP(max)$.
- 9 : Assumes that $tRCD \leq tRCD(max)$ and $tRAD \leq tRAD(max)$. If $tRCD$ or $tRAD$ is greater than the maximum recommended value shown in this table, $tRAC$ will increase by amount that $tRCD$ exceeds the value shown.
- 10 : Assumes that $tRAD \geq tRAD(max)$ and $tASC \leq tASC(max)$.
- 11 : Assumes that $tCP \leq tCP(max)$ and $tASC \geq tASC(max)$.
- 12 : $tOEZ(max)$ and $tOFF(max)$ defines the time at which the output achieves the high impedance state ($|I_{out}| \leq \pm 10 \mu A$) and is not reference to $VOH(min)$ or $VOL(max)$.

M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 13,14)

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		4		4		4	ms
tREF	Refresh cycle time*		32		32		32	ms
tRP	RAS high pulse width	30		40		50		ns
tRCD	Delay time, RAS low to CAS low (Note 15)	18	37	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	10		10		10		ns
tRAD	Column address delay time from RAS low (Note 16)	13	25	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note 17)	0	10	0	10	0	10	ns
tRAH	Row address hold time after RAS low	8		10		10		ns
tCAH	Column address hold time after CAS low	13		15		15		ns
tDZC	Delay time, data to CAS low (Note 18)	0		0		0		ns
tDZO	Delay time, data to OE low (Note 18)	0		0		0		ns
tCDD	Delay time, CAS high to data (Note 19)	13		15		20		ns
tODD	Delay time, OE high to data (Note 19)	13		15		20		ns
tT	Transition time (Note 20)	1	50	1	50	1	50	ns

Note 13 : The timing requirements are assumed $t_T=5ns$.

14 : VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15 : tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

16 : tRAD(max) is specified as a reference point only. If $tRAD \geq tRAD(max)$ and $tASC \leq tASC(max)$, access time is controlled exclusively by tAA.

17 : tASC(max) is specified as a reference point only. If $tRCD \geq tRCD(max)$ and $tASC \geq tASC(max)$, access time is controlled exclusively by tCAC.

18 : Either tDZC or tDZO must be satisfied.

19 : Either tCDD or tODD must be satisfied.

20 : tT is measured between VIH(min) and VIL(max).

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	13	10000	15	10000	20	10000	ns
tCSH	CAS hold time after RAS low	50		60		70		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tRCS	Read Setup time before CAS low	0		0		0		ns
tRCH	Read hold time after CAS high (Note 21)	0		0		0		ns
tRRH	Read hold time after RAS high (Note 21)	0		0		0		ns
tRAL	Column address to RAS hold time	25		30		35		ns
tORH	RAS hold time after OE low	13		15		20		ns
tOCH	CAS hold time after OE low	13		15		20		ns

Note 21: Either tRCH or tRRH must be satisfied for a read cycle.

M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWC	Write cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	13	10000	15	10000	20	10000	ns
tCSH	CAS hold time after RAS low	50		60		70		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tWCS	Write setup time before CAS low (Note 23)	0		0		0		ns
tWCH	Write hold time after CAS low	8		10		15		ns
tCWL	CAS hold time after W low	13		15		20		ns
tRWL	RAS hold time after W low	13		15		20		ns
tWP	Write pulse width	8		10		15		ns
tDS	Data setup time before CAS low or W low	0		0		0		ns
tDH	Data hold time after CAS low or W low	8		10		15		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRWC	Read write / read modify write cycle time (Note 22)	126		150		180		ns
tRAS	RAS low pulse width	86	10000	100	10000	120	10000	ns
tCAS	CAS low pulse width	49	10000	55	10000	70	10000	ns
tCSH	CAS hold time after RAS low	86		100		120		ns
tRSH	RAS hold time after CAS low	49		55		70		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWD	Delay time, CAS low to W low (Note 23)	31		35		45		ns
tRWD	Delay time, RAS low to W low (Note 23)	68		80		95		ns
tAWD	Delay time, address to W low (Note 23)	43		50		60		ns
tOEH	OE hold time after W low	13		15		20		ns

Note 22 : tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+5t.

23 : tWCS, tCWD, tRWD and tAWD and, tCPWD are specified as reference points only. If tWCS ≥ tWCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tCWD ≥ tCWD(min), tRWD ≥ tRWD(min), tAWD ≥ tAWD(min) and tCPWD ≥ tCPWD(min) (for Fast Page Mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 24)

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tPC	Fast Page Mode read/write cycle time	35		40		45		ns
tPRWC	Fast Page Mode read write/read modify write cycle time	71		80		95		ns
tRAS	RAS low pulse width for read write cycle (Note 25)	85	100000	100	100000	115	100000	ns
tCP	CAS high pulse width (Note 26)	8	12	10	15	10	15	ns
tCPRH	RAS hold time after CAS precharge	30		35		40		ns
tCPWD	Delay time, CAS precharge to W low (Note 23)	48		55		65		ns

Note 24 : All previously specified timing requirements and switching characteristics are applicable to their respective Fast Page Mode cycle.

25 : tRAS(min) is specified as two cycles of CAS input are performed.

26 : tCP(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 27)

Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	5		5		5		ns
tCHR	CAS hold time after RAS low	10		10		15		ns

Note 27 : Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

Self Refresh Cycle* (Note 28)


Symbol	Parameter	Limits						Unit
		M5M411664A-5,-5S		M5M411664A-6,-6S		M5M411664A-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRASS	CBR self refresh RAS low pulse width	100		100		100		μs
tRPS	CBR self refresh RAS high precharge time	90		110		130		ns
tCHS	CBR self refresh CAS hold time	- 50		- 50		- 50		ns

M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Timing Diagrams (Note 29)


Read Cycle



Note 29



Indicates the don't care input.
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$




Indicates the invalid output.

M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM


Early Write Cycle



M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM


Delayed Write Cycle



M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Read-Write, Read-Modify-Write Cycle



M5M411664AJ, TP1-5,-5S: Under development


6249825 0029883 096



M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Early Write Cycle




M5M411664AJ, TP1-5, -5S: Under development

M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Byte Early Write Cycle



M5M411664AJ, TP1-5, -5S: Under development


6249825 0029887 731



M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Byte Delayed Write Cycle



M5M411664AJ, TP1-5, -5S: Under development


6249825 0029889 504



M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

RAS-only Refresh Cycle




M5M411664AJ, TP1-5, -5S: Under development

M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

CAS before RAS Refresh Cycle, Extended Refresh Cycle *



M5M411664AJ, TP1-5, -5S: Under development


6249825 0029893 T35



M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 30)




Note 30 : Early write, delayed write, read write or read-modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.

M5M411664AJ, TP1-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Self Refresh Cycle (Note 28)



M5M411664AJ, TP1-5, -5S: Under development

6249825 0029895 808




M5M411664AJ, TP1-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1048576-BIT (65536-WORD BY 16-BIT) DYNAMIC RAM

Note 28 : SELF REFRESH ENTRY & EXIT CONDITIONS


(1) In case of distributed refresh

The last and first full refresh cycles (256) must be done within t_{NS} and t_{SN} before and after self refresh, on the condition of $t_{NS} \leq 4ms$ and $t_{SN} \leq 4ms$.



(2) In case of burst refresh

The last and first full refresh cycles (256) must be done within t_{NS} and t_{SN} before and after self refresh, on the condition of $t_{NS} \leq 4ms$ and $t_{SN} \leq 4ms$.




MITSUBISHI LSIs
PACKAGE OUTWARD

TSOP



42P3U-E




44P3W-R




70P3S-L

SOJ




26P0J-B




40P0K

LQFP



128P6D-C



128P6D-D

MITSUBISHI LSIs





PACKAGE OUTLINES

42P3U-E


Plastic 42pin 300mil TSOP(II)

EIAJ Package Code	JEDEC Code	Weight (g)	Lead Material
TSOP II 42-P-300-0.65	—	0.29	Alloy 42

Scale : 3/1



Detail F



Recommended Mount Pad





Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.2
A1	0.05	0.125	0.2
A2	—	1.0	—
b	0.25	0.3	0.4
c	0.105	0.125	0.175
D	14.5	14.6	14.7
E	7.52	7.62	7.72
e	—	0.65	—
HE	9.02	9.22	9.42
L	0.4	0.5	0.6
L1	—	0.8	—
y	—	—	0.1
theta	0°	—	10°
ME	—	7.82	—
l2	0.9	—	—
b2	—	0.35	—

44P3W-R


Plastic 44pin 400mil TSOP(II)

EIAJ Package Code	JEDEC Code	Weight (g)	Lead Material
TSOP II 44/40-P-0400-0.80	—	0.47	Alloy 42

Scale : 3/1



Detail F



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.2
A1	0.05	0.125	0.20
A2	—	1.0	—
b	0.25	0.3	0.35
b1	0.3	0.35	0.45
c	0.105	0.125	0.175
D	18.31	18.41	18.51
E	10.06	10.16	10.26
e	—	0.8	—
HE	11.56	11.76	11.96
L	0.4	0.5	0.6
L1	—	0.8	—
y	—	—	0.1
theta	0°	—	10°
ME	—	10.36	—
l2	0.9	—	—
b2	—	0.5	—

6249825 0029729 159



PACKAGE OUTLINES

70P3S-L

Plastic 70pin 400mil TSOP(II)

EIAJ Package Code	JEDEC Code	Weight (g)	Lead Material
TSOP1170/68-P-400-0.65	-	-	Alloy 42

Scale : 3/1



symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.2
A ₁	0.05	0.125	0.2
A ₂	-	1.0	-
b	0.25	0.3	0.4
c	0.105	0.125	0.175
D	23.39	23.49	23.59
E	10.06	10.16	10.26
e ₁	-	0.65	-
HE	11.56	11.76	11.96
L	0.4	0.5	0.6
L ₁	-	0.8	-
y	-	-	0.1
θ	0°	-	10°
ME	-	10.36	-
l ₂	0.9	-	-
b ₂	-	0.35	-

6249825 0029730 970






PACKAGE OUTLINES

128P6D-C


Plastic 128pin 14 x 20mm body LQFP

EIAJ Package Code	JEDEC Code	Weight (g)	Lead Material
LQFP128-P-1420-0.50	-	0.85	Alloy 42

Scale : 2/1



Detail F



Recommended Mount Pad




Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0.05	0.15	0.25
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	19.9	20.0	20.1
e	-	0.5	-
Hd	15.8	16.0	16.2
HE	21.8	22.0	22.2
L	0.3	0.5	0.7
L1	-	1.0	-
y	-	-	0.1
theta	0°	-	10
b2	-	0.225	-
l2	1.0	-	-
Md	-	14.4	-
ME	-	20.4	-

128P6D-D


Plastic 128pin 14 x 20mm body LQFP

EIAJ Package Code	JEDEC Code	Weight (g)	Lead Material
LQFP128-P-1420-0.50	-	0.85	Alloy 42

Scale : 2/1



Detail F



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0.05	0.15	0.25
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	19.9	20.0	20.1
e	-	0.5	-
Hd	15.8	16.0	16.2
HE	21.8	22.0	22.2
L	0.3	0.5	0.7
L1	-	1.0	-
y	-	-	0.1
theta	0°	-	10
b2	-	0.225	-
l2	1.0	-	-
Md	-	14.4	-
ME	-	20.4	-

6249825 0029731 807





PACKAGE OUTLINES

26POJ-B

Plastic 26pin 300mil SOJ

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SOJ26/24-P-300-1.27	-		Alloy 42

Scale : 3/1



Recommended Mount Pad



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	3.35	3.45	3.55
A ₁	0.8	-	-
b	0.38	0.43	0.5
b ₁	0.66	0.7	0.81
c	0.18	0.2	0.25
D	17.02	17.15	17.28
E	7.52	7.62	7.72
e	-	1.27	-
e ₁	6.73	6.86	6.99
HE	8.35	8.45	8.55
L	2.25	2.35	2.45
y	-	-	0.1
b ₂	-	0.75	-
l ₁	-	1.2	-
l ₂	2.0	-	-

40POK

Plastic 40pin 400mil SOJ

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SOJ40-P-400-1.27	-	1.53	Alloy 42

Scale : 2.5/1



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	3.35	3.45	3.55
A ₁	0.8	-	-
b	0.38	0.43	0.5
b ₁	0.66	0.7	0.81
c	0.18	0.2	0.25
D	25.91	26.04	26.17
E	10.03	10.16	10.29
e	-	1.27	-
e ₁	9.27	9.4	9.53
HE	11.05	11.18	11.31
L	2.25	2.35	2.45
y	-	-	0.1
b ₂	-	0.75	-
l ₁	-	1.2	-
l ₂	2.0	-	-

6249825 0029732 743