

M5M51004BP, J-15, -20, -25, -20L, -25L

1048576-BIT(262144-WORD BY 4-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51004BP, J are a family of 262144-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M51004BP, J are offered in a 28-pin plastic dual-in-line package (DIP), 28-pin plastic small outline J-lead package (SOJ).

These devices operate on a single 5V supply, and are directly TTL compatible. They include power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M51004BP, J - 15	15ns	180mA	10mA
M5M51004BP, J - 20	20ns	160mA	100µA
M5M51004BP, J - 20L			10mA
M5M51004BP, J - 25	25ns	140mA	100µA
M5M51004BP, J - 25L			10mA

- Single +5V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by \bar{S}
- Three-state outputs : OR-tie capability
- \bar{OE} prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs


PACKAGE

- M5M51004BP 28pin 400mil DIP
- M5M51004BJ 28pin 400mil SOJ

APPLICATION

High speed memory units

PIN CONFIGURATION (TOP VIEW)




FUNCTION

The operation mode of the M5M51004B series is determined by a combination of the device control inputs \bar{S} , \bar{W} . Each mode is summarized in the function table shown in next page.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

BLOCK DIAGRAM



MITSUBISHI LSIs

M5M51004BP, J-15, -20, -25, -20L, -25L

1048576-BIT(262144-WORD BY 4-BIT)CMOS STATIC RAM

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{CS} are in an active state ($\overline{CS} = L$)

When setting \overline{CS} at a high level, the chip is in a non-selectable mode in which both reading and write are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with

other chips and memory expansion by \overline{CS}

Signal-S controls the power-down feature. When \overline{S} goes high, power dissipation is reduced extremely. The access time from \overline{S} is equivalent to the address access time.

FUNCTION TABLE

\overline{CS}	\overline{W}	\overline{OE}	Mode	DQ	Icc
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5* ~7	V
V _I	Input voltage		-3.5* ~ Vcc + 0.3	V
V _O	Output voltage		-3.5* ~ 7	V
P _d	Power dissipation	Ta=25°C	1000	mW
T _{opr}	Operating temperature		0 ~70	°C
T _{stg(bias)}	Storage temperature (bias)		-10 ~85	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

* Pulse width ≤ 20ns, in case of DC : -0.5V

DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V _{IH}	High-level input voltage		2.2		Vcc+0.3V	V	
V _{IL}	Low-level input voltage		-0.3*		0.8	V	
V _{OH}	High-level output voltage	I _{OH} = -4mA	2.4			V	
V _{OL}	Low-level output voltage	I _{OL} =8mA			0.4	V	
I _I	Input current	V _I =0~Vcc			2	μA	
I _{oz}	Output current in off-state	V _{I(S)} =V _{IH} V _{I(O)} =0~Vcc			10	μA	
I _{cc1}	Active supply current (TTL level)	V _{I(S)} =V _{IL} other inputs=V _{IH} or V _{IL} Output-open(duty 100%)	AC	15ns cycle		180	mA
				20ns cycle		160	
				25ns cycle		140	
I _{cc2}	Stand-by supply current (TTL level)	V _{I(S)} =V _{IH}	DC		60	75	mA
			AC (min cycle)			40	
I _{cc3}	Stand-by current (MOS level)	V _{I(S)} ≥ Vcc - 0.2V other inputs V _I ≤ 0.2V or V _I ≥ Vcc - 0.2V	-15, -20, -25	1	10	10	mA
			-20L, -25L	10	100	100	

* Pulse width ≤ 20ns, in case of AC : -3.0V

CAPACITANCE (Ta = 0 ~ 70°C, Vcc = 5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I =GND, V _I =25mVrms, f=1MHz			6	pF
C _O	Output capacitance	V _O =GND, V _O =25mVrms, f=1MHz			6	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is Vcc=5V, Ta=25°C

3: C_I, C_O are periodically sampled and are not 100% tested.

MITSUBISHI LSIs
M5M51004BP,J-15,-20,-25,-20L,-25L

1048576-BIT(262144-WORD BY 4-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3.0V$, $V_{IL} = 0.0V$
 Input rise and fall time 3ns
 Input timing reference levels $V_{IH} = 1.5V$, $V_{IL} = 1.5V$
 Reference levels $V_{OH} = 1.5V$, $V_{OL} = 1.5V$
 Output loads Fig1, Fig2




Fig.1 Output load




Fig.2 Output load for ten, tdis

(2) READ CYCLE

Symbol	Parameter	Limits						Unit
		M5M51004B-15		M5M51004B-20,-20L		M5M51004B-25,-25L		
		Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	15		20		25		ns
ta(A)	Address access time		15		20		25	ns
ta(S)	Chip select access time		15		20		25	ns
ta(OE)	Output enable access time		8		10		13	ns
tdis(S)	Output disable time after \overline{S}_1 high	0	7	0	7	0	8	ns
tdis(OE)	Output disable time after \overline{OE} high	0	7	0	7	0	8	ns
ten(S)	Output enable time after \overline{S} low	6		6		6		ns
ten(OE)	Output enable time after \overline{OE} low	0		0		0		ns
tV(A)	Data valid time after address change	7		7		7		ns
tPU	Power-up time after chip selection	0		0		0		ns
tPD	Power-down time after chip selection		15		20		25	ns


(3) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		M5M51004B-15		M5M51004B-20,-20L		M5M51004B-25,-25L		
		Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	15		20		25		ns
tw(W)	Write pulse width	12		15		20		ns
tsu(A)	Address setup time	0		0		0		ns
tsu(A-WH)	Address setup time with respect to \overline{W}	12		15		20		ns
tsu(S)	Chip select setup time	12		15		20		ns
tsu(D)	Data setup time	8		12		15		ns
th(D)	Data hold time	0		0		0		ns
trec(W)	Write recovery time	0		0		0		ns
tdis(W)	Output disable time after \overline{W} low	0	7	0	7	0	8	ns
tdis(OE)	Output disable time after \overline{OE} high	0	7	0	7	0	8	ns
ten(W)	Output enable time after \overline{W} high	0		0		0		ns
ten(OE)	Output enable time after \overline{OE} low	0		0		0		ns


MITSUBISHI LSIs
M5M51004BP, J-15, -20, -25, -20L, -25L

1048576-BIT(262144-WORD BY 4-BIT)CMOS STATIC RAM

Write cycle (\bar{W} control mode)



Write cycle (\bar{S} control mode)



Note 7 : Hatching indicates the state is don't care.

8 : When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} , the output is maintained in the high impedance.

9 : t_{en} , t_{dis} are periodically sampled and are not 100% tested.

MITSUBISHI LSIs
M5M51004BP, J-15, -20, -25, -20L, -25L

1048576-BIT(262144-WORD BY 4-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC}(\text{PD})$	Power down supply voltage	$V_i(\bar{S}) \geq V_{CC} - 0.2\text{V}$ $V_i \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_i \leq 0.2\text{V}$	2			V
$V_i(\bar{S})$	Chip select input voltage		$V_{CC} - 0.2$			V
$t_{su}(\text{PD})$	Power down setup time		0			ns
$t_{rec}(\text{PD})$	Power down recovery time		-20L -25L	20 25		ns
$I_{CC}(\text{PD})$	Power down supply current	$V_{CC} = 3.0\text{V}$			50	μA
		$V_{CC} = 5.5\text{V}$			100	

Note 10 : This is only M5M51004BP, J-20L, -25L.

TIMING WAVEFORM FOR POWER DOWN

