

MM54HC299/MM74HC299 8-Bit TRI-STATE® Universal Shift Register

General Description

This 8-bit TRI-STATE shift/storage register utilizes advanced silicon-gate CMOS technology. Along with the low power consumption and high noise immunity of standard CMOS integrated circuits, it has the ability to drive 15 LS-TTL loads. This circuit also features operating speeds comparable to the equivalent low power Schottky device.

The MM54HC299/MM74HC299 features multiplexed inputs/outputs to achieve full 8-bit data handling in a single 20-pin package. Due to the large output drive capability and TRI-STATE feature, this device is ideally suited for interfacing with bus lines in a bus oriented system.

Two function select inputs and two output control inputs are used to choose the mode of operation as listed in the function table. Synchronous parallel loading is accomplished by taking both function select lines S0 and S1 high. This places the TRI-STATE outputs in a high impedance state, which


permits data applied to the input/output lines to be clocked into the register. Reading out of the register can be done while the outputs are enabled in any mode. A direct overriding CLEAR input is provided to clear the register whether the outputs are enabled or disabled.

The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical operating frequency 40 MHz
- Typical propagation delay: 20 ns
- Low quiescent current: 80 μ A maximum (74HC)
- High output drive for bus applications
- Low quiescent current: 1 μ A maximum

Connection Diagram



TOP VIEW

TL/F/5207-1

Order Number MM54HC299 or MM74HC299

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Notes 1 & 2)		Operating Conditions					
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.		V _{CC}	Min	Max	Units		
Supply Voltage (V _{CC})	–0.5 to +7.0V		2	6	V		
DC Input Voltage (V _{IN})	–1.5 to V _{CC} + 1.5V	V _{CC}	0	V _{CC}	V		
DC Output Voltage (V _{OUT})	–0.5 to V _{CC} + 0.5V						
Clamp Diode Current (I _{CD})	±20 mA						
DC Output Current, per pin (I _{OUT})	±25 mA (Q _A , Q _H) ±35 mA (others)						
DC V _{CC} or GND Current, per pin (I _{CC})	±70 mA						
Storage Temperature Range (T _{STG})	–65°C to +150°C						
Power Dissipation (P _D)							
(Note 3) S.O. Package only	600 mW 500 mW						
Lead Temp. (T _L) (Soldering 10 seconds)	260°C						
DC Electrical Characteristics (Note 4)							
Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		74HC	54HC
				Typ		T _A = –40 to 85°C	T _A = –55 to 125°C
Guaranteed Limits							
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V	1.5 3.15 4.2		1.5 3.15 4.2	1.5 3.15 4.2
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V	0.5 1.35 1.8		0.5 1.35 1.8	0.5 1.35 1.8
V _{OH}	Minimum High Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9
	Q _A & Q _H Outputs	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2
	A/Q _A thru H/Q _H Outputs	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6.0 mA I _{OUT} ≤ 7.8 mA	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2
V _{OL}	Maximum Low Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1
	Q _A and Q _H Outputs	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4 mA I _{OUT} ≤ 5.2 mA	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4
	A/Q _A thru H/Q _H Outputs	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6 mA I _{OUT} ≤ 7.8 mA	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND	6.0V		±0.1	±1.0	±1.0
I _{OZ}	Maximum TRI-STATE Output Leakage Current	V _{OUT} = V _{CC} or GND G = V _{IH}	6.0V		±0.5	±0.5	±1.0
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{OUT} = 0 μA	6.0V		8.0	80	160

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C; ceramic "J" package: – 12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V ±10% the worst-case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

** V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $V_{CC} = 5V$, $T_A = 25^\circ C$, $t_r = t_f = 6 \text{ ns}$, $C_L = 45 \text{ pF}$

Symbol	Parameter		Conditions	Typ	Guaranteed Limit	Units
f_{MAX}	Maximum Operating Frequency			40	25	MHz
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Clock to Q_A' or Q_H'			25	35	ns
t_{PHL}	Maximum Propagation Delay, Clear to Q_A' or Q_H'			39	40	ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Clock to $Q_A - Q_H$		$C_L = 45 \text{ pF}$	25	35	ns
t_{PHL}	Maximum Propagation Delay, Clear to $Q_A - Q_H$		$C_L = 45 \text{ pF}$	28	40	ns
t_{PZL}, t_{PZH}	Maximum Enable Time		$C_L = 45 \text{ pF}$ $R_L = 1 \text{ k}\Omega$	10	35	ns
t_{PHZ}, t_{PLZ}	Maximum Disable Time		$C_L = 5 \text{ pF}$ $R_L = 1 \text{ k}\Omega$	18	25	ns
t_S	Minimum Setup Time	Select			20	ns
		Data			20	ns
t_H	Minimum Hold Time	Select			0	ns
		Data			0	ns
t_W	Minimum Pulse Width			12	20	ns
t_{REM}	Clear Removal Time				10	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}$, $t_r = t_f = 6 \text{ ns}$ unless otherwise specified

Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^\circ C$		74HC	54HC	Units
				Typ		$T_A = -40 \text{ to } 85^\circ C$	$T_A = -55 \text{ to } 125^\circ C$	
f_{MAX}	Maximum Operating Frequency		2.0V 4.5V 6.0V	5 25 29		4 20 23	3.5 18 20	MHz MHz MHz
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Clock to Q_A' or Q_H'		2.0V 4.5V 6.0V	15 27 25	170 38 35	210 48 44	240 54 49	ns ns ns
t_{PHL}	Maximum Propagation Delay, Clear to Q_A' or Q_H'		2.0V 4.5V 6.0V	70 30 26	200 44 38	250 55 46	280 62 52	ns ns ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Clock to $Q_A - Q_H$	$C_L = 50 \text{ pF}$	2.0V 2.0V	65 100	170 206	210 260	240 295	ns ns
		$C_L = 150 \text{ pF}$	4.5V 4.5V	27 34	38 46	48 57	54 66	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	25 31	35 39	44 49	49 55	ns ns
t_{PHL}	Maximum Propagation Delay, Clear to $Q_A - Q_H$	$C_L = 50 \text{ pF}$	2.0V 2.0V	70 110	200 236	250 295	280 325	ns ns
		$C_L = 150 \text{ pF}$	4.5V 4.5V	30 37	44 52	55 65	62 75	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	26 32	38 46	46 57	52 64	ns ns

AC Electrical Characteristic (Continued) $C_L = 50 \text{ pF}$, $t_r = t_f = 6 \text{ ns}$ unless otherwise specified

Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^\circ\text{C}$		74HC	54HC	Units
				Typ	Guaranteed Limits			
t_{PHZ}, t_{PZL}	Maximum Output Enable	$R_L = 1 \text{ k}\Omega$						
		$C_L = 50 \text{ pF}$	2.0V	70	160	200	225	ns
		$C_L = 150 \text{ pF}$	2.0V	90	220	275	310	ns
		$C_L = 50 \text{ pF}$	4.5V	22	32	40	45	ns
t_{PHZ}, t_{PLZ}	Maximum Output Disable Time	$C_L = 150 \text{ pF}$	4.5V	30	44	55	62	ns
		$C_L = 50 \text{ pF}$	6.0V	19	28	34	38	ns
		$C_L = 150 \text{ pF}$	6.0V	24	47	47	51	ns
t_S	Minimum Setup Time, Data Select S_L or S_R	$R_L = 1 \text{ k}\Omega$	2.0V	70	160	200	225	ns
		$C_L = 50 \text{ pF}$	4.5V	22	32	40	45	ns
			6.0V	19	28	34	38	ns
t_H	Minimum Hold Time, Data Select S_L or S_R	$R_L = 1 \text{ k}\Omega$	2.0V	100	125	140	ns	
			4.5V	20	25	28	ns	
			6.0V	17	21	25	ns	
t_{REM}	Minimum Clear Removal Time	$R_L = 1 \text{ k}\Omega$	2.0V	0	10	10	10	ns
			4.5V	0	10	10	10	ns
			6.0V	0	10	10	10	ns
t_W	Minimum Pulse Width, Clock and Clear	$R_L = 1 \text{ k}\Omega$	2.0V	100	125	140	ns	
			4.5V	20	25	28	ns	
			6.0V	17	21	25	ns	
t_r, t_f	Maximum Input Rise and Fall Time	$R_L = 1 \text{ k}\Omega$	2.0V	1000	1000	1000	100	ns
			4.5V	500	500	500	500	ns
			6.0V	400	400	400	400	ns
t_{THL}, t_{TLH}	Maximum Output Rise and Fall Time, Clock	$R_L = 1 \text{ k}\Omega$	2.0V	60	75	90	ns	
			4.5V	12	15	18	ns	
			6.0V	10	13	15	ns	
C_{PD}	Power Dissipation Capacitance	Outputs Enabled Outputs Disabled		240				pF
C_{IN}	Maximum Input Capacitance Capacitance			110				pF
C_{OUT}	Maximum TRI-STATE Output Capacitance				5	10	10	pF


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

Function Table

Mode	Inputs						Inputs/Outputs								Outputs	
	Clear	Function Select	Output Control	Clock	Serial SL SR	A/Q _A	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	Q _{A'}	Q _{H'}	
						S1 S0	$\overline{G1} \uparrow$	$\overline{G2} \uparrow$								
Clear	L L	X L X	L L L	X X	X X X	L L										
Hold	H H	L X	L L L	X L or H	X X	Q _{A0} Q _{A0}	Q _{B0} Q _{B0}	Q _{C0} Q _{C0}	Q _{D0} Q _{D0}	Q _{E0} Q _{E0}	Q _{F0} Q _{F0}	Q _{G0} Q _{G0}	Q _{H0} Q _{H0}	Q _{A0} Q _{A0}	Q _{H0} Q _{H0}	
Shift Right	H H	L L H	L L L	\uparrow \uparrow	X X L	H L	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	H L	Q _{GN} Q _{GN}	
Shift Left	H H	H L	L L L	\uparrow \uparrow	H L X	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	Q _{Hn} Q _{Hn}	H L	Q _{Bn} Q _{Bn}		
Load	H	H	H	X X	\uparrow	X X	a a	b b	c c	d d	e e	f f	g g	h h	a a	h h


†When one or both controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

Logic Diagram



MM54HC299/MM74HC299 8-Bit TRI-STATE Universal Shift Register


Physical Dimensions inches (millimeters)



J20A (REV M)

Order Number MM54HC299J or MM74HC299J

NS Package J20A



N20A (REV G)

Order Number MM74HC299N

NS Package N20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor
Corporation**
1111 West Bardin Road
Arlington, TX 76017
Tel: (800) 272-9959
Fax: (800) 737-7018

**National Semiconductor
Europe**
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor
Hong Kong Ltd.**
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

**National Semiconductor
Japan Ltd.**
Tel: 81-043-299-2309
Fax: 81-043-299-2406

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.