National Semiconductor


MM54HC4538/MM74HC4538 Dual Retriggerable Monostable Multivibrator

General Description

The MM54HC4538/MM74HC4538 high speed monostable multivibrators (one shots) are implemented in advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The 'HC4538 is retriggerable. That is, it may be triggered repeatedly while their outputs are generating a pulse and the pulse will be extended.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The out-




Truth Table

Inpu	ts		Out	puts			
Clear	А	В	Q	Q			
L	х	х	L	н			
x	н	Х	L	Н			
X	Х	L	L	Н			
н	L	\downarrow	Л	T			
н	1	Н	Л	T			
H = High Level		= One High Level Pulse					
L = Low Level		□_ = One Low Level Pulse					
↑ = Transition f	rom Low to High	X = Irrelevant					
\downarrow = Transition f	rom High to Low						

put pulse equation is simply: PW = 0.7(R) (C) where PW is in seconds, R is in ohms, and C is in farads. This device is pin compatible with the CD4528, and the CD4538 one shots. All inputs are protected from damage due to static discharge by diodes to Vcc and ground.

Features

- Schmitt trigger on A and B inputs
- Wide power supply range: 2–6V
- Typical trigger propagation delay: 32 ns
- Fanout of 10 LS-TTL loads (74HC)
- Low input current: 1 μA max



© 1995 National Semiconductor Corporation TL/F/5217

RRD-B30M105/Printed in U. S. A.

MM54HC4538/MM74HC4538 Dual Retriggerable Monostable Multivibrator

January 1988

Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices please contact the National Semicor Office/Distributors for availability and sp Supply Voltage (V_{CC})

DC Input Voltage (VIN)

Power Dissipation (P_D) (Note 3) S.O. Package only Lead Temperature (T_L) (Soldering 10 seconds)

DC Output Voltage (V_{OUT})

Clamp Diode Current (I_{IK}, I_{OK}) DC Output Current, per pin (I_{OUT}) DC V_{CC} or GND Current, per pin (I_{CC}) Storage Temperature Range (T_{STG})

Operating Conditions

vices are required,		Min	Max	Units
niconductor Sales	Supply Voltage (V _{CC})	2	6	V
nd specifications.	DC Input or Output Voltage	0	V _{CC}	V
-0.5 to +7.0V	(V _{IN} , V _{OUT})			
-1.5 to Vcc+1.5V	Operating Temp. Range (T _A)			
-0.5 to Vcc $+0.5$ V	MM74HC	-40	+85	°C
\pm 20 mA	MM54HC	-55	+ 125	°C
\pm 25 mA	Input Rise or Fall Times			
\pm 50 mA	(Reset only)			
-65°C to +150°C	$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
	V _{CC} =4.5V		500	ns
600 mW 500 mW	$V_{CC} = 6.0V$		400	ns

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A =-40 to 85°C	54HC T _A = - 55 to 125°C	Units
				Тур		Guaranteed	Limits	
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V _{OH}	V _{OH} Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V		3.98 5.48	3.84 5.34	3.7 5.2	v v	
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	v v v
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V		0.26 0.26	0.33 0.33	0.4 0.4	V V

260°C

DC Electrical Characteristics (Note 4) (Continued)										
Symbol	Parameter	Conditions	vcc	$T_A = 25^{\circ}C$		74HC T _A = -40 to 85°C	54HC T _A = - 55 to 125°C	Units		
				Тур	Limits					
I _{IN}	Maximum Input Current (Pins 2, 14) (Note 6)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ		
I _{IN}	Maximum Input Current (all other pins)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ		
I _{CC} Active	Maximum Active Supply Current	$\begin{array}{l} \mbox{Pins 2, 14} = 0.5 \ \mbox{V}_{CC} \\ \mbox{Q1, Q2} = \ \mbox{High} \\ \mbox{V}_{IN} = \ \mbox{V}_{CC} \ \mbox{or GND} \end{array}$	6.0V		150	250	400	μΑ		
I _{CC} Quiescent	Maximum Quiescent Supply Current	$\begin{array}{l} \text{Pins 2, 14} = \text{OPEN} \\ \text{Q1, Q2} = \text{Low} \\ \text{V}_{\text{IN}} = \text{V}_{\text{CC}} \text{ or GND} \end{array}$	6.0V		130	220	350	μA		

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation Temperature Derating: Plastic "N" Package: $-12mW/^{\circ}C$ from 65°C to 85°C Ceramic "J" Package: $-12mW/^{\circ}C$ from 100°C to 125°C Note 4: For a power supply of 5V $\pm 10\%$ the worst case output voltages (V_{QH}, and V_{QL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{QZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 6: The device must be set up with 3 steps before measuring I_{IN}:

	Clear	Α	в
1.	Н	L	н
2.	Н	н	н
3.	н	L	Н

** VIL limits are currently tested at 20% of V_{CC}. The above VIL specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.


AC Electrical Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}$ C, $C_L = 15$ pF, $t_r = t_f = 6$ ns

Symbol	Parameter	Conditions	Тур	Limit	Units
t _{PLH}	Maximum Propagation Delay A, or B to Q		23	45	ns
t _{PHL}	Maximum Propagation Delay A, or B to \overline{Q}		26	50	ns
t _{PHL}	Maximum Propagation Delay Clear to Q		23	45	ns
t _{PLH}	Maximum Propagation Delay Clear to \overline{Q}		26	50	ns
t _W	Minimum Pulse Width A, B or Clear		10	16	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}$, $t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A =55 to 125°C	Units
				Тур		Guaranteed	Limits	
t _{PLH}	Maximum Propagation Delay A, or B to Q		2.0V 4.5V 6.0V	100 25 21	250 50 43	315 63 54	373 75 63	ns ns ns
t _{PHL}	Maximum Propagation Delay A, or B to Q		2.0V 4.5V 6.0V	110 28 23	275 55 47	347 69 59	410 82 70	ns ns ns
t _{PHL}	Maximum Propagation Delay Clear to Q		2.0V 4.5V 6.0V	100 25 21	250 50 43	315 63 54	373 75 63	ns ns ns
t _{PLH}	Maximum Propagation Delay Clear to Q		2.0V 4.5V 6.0V	110 28 23	275 55 47	347 69 59	410 82 70	ns ns ns
t _{TLH} , t _{THL}	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 10 8	75 15 13	95 19 16	110 22 19	ns ns ns
t _r , t _f	Maximum Input Rise and Fall Time (Reset only)		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns

Symbol	Parameter	Conditions		v _{cc}	T _A =25°C		74HC T _A =-40 to 85°C	54HC T _A = -55 to 125°C	Unit
eyniser	rarameter	Condition		•	Тур		Guaranteed		
t _W	Minimum Pulse Width A, B, Clear			2.0V 4.5V		80 16	101 20	119 24	ns ns
t _{REC}	Minimum Recovery			6.0V 2.0V	-5	14 0	17 0	20 0	ns ns
	Time, Clear Inactive to A or B	0		4.5V 6.0V		0 0	0	0 0	ns ns
twq	Output Pulse Width	$C_X = 12 \text{ pF}$ $R_X = 1 \text{ k}\Omega$	Min	3.0V 5.0V 3.0V	283 147 283	190 120 400			ns ns
•	Output Buloo Width	C 100 pE	Max	5.0V	147	400 185			ns ns
^t WQ	Output Pulse Width	$C_X = 100 \text{ pF}$ $R_X = 10 \text{ k}\Omega$	Min	3.0V 5.0V	1.2 1.0				μs μs
		0 4000 5	Max	3.0V 5.0V	1.2 1.0				μs μs
twq	Output Pulse Width	$C_X = 1000 \text{ pF}$ $R_X = 10 \text{ k}\Omega$	Min	3.0V 5.0V	10.5 10.0	9.4 9.3			μs μs
			Max	3.0V 5.0V	10.5 10.0	11.6 10.7			μs μs
twq	Output Pulse Width			5.0V 5.0V		0.63	0.602	0.595 0.805	ms ms
C _{IN}	Maximum Input Capacitance (Pins 2 & 14)				25				pF
C _{IN}	Maximum Input Capacitance (other inputs)				5	10	10	10	pF
C _{PD}	Power Dissipation Capacitance (Note 5)	(per one shot)			150				pF
∆t _{WQ}	Pulse Width Match Between Circuits in Same Package				±1				%



TL/F/5217-3

Circuit Operation

The 'HC4538 operates as follows (refer to logic diagram). In the quiescent state, the external timing capacitor, C_X , is charged to V_{CC} . When a trigger occurs, the Q output goes high and C_X discharges quickly to the lower reference voltage (V_{REF} Lower = 1_3^{\prime} V_{CC}). C_X then charges, through R_X , back up to the upper reference voltage (V_{REF} Upper = 2_3^{\prime} V_{CC}), at which point the one-shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the logic diagram and the timing diagram.

QUIESCENT STATE

In the quiescent state, before an input trigger appears, the output latch is high and the reset latch is high (#1 in logic diagram).


Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (#2, timing diagram).

The output of the trigger-control circuit is low (#3), and transistors M1, M2, and M3 are turned off. The external timing capacitor, C_{X} , is charged to V_{CC} (#4), and the upper reference circuit has a low output (#5). Transistor M4 is turned on and transmission gate T1 is turned off. Thus the lower reference circuit has V_{CC} at the noninverting input and a resulting low output (#6).

In addition, the output of the trigger-control reset circuit is low.

TRIGGER OPERATION

The 'HC4538 is triggered by either a rising-edge signal at input A (#7) or a falling-edge signal at input B (#8), with the unused trigger input and the Reset input held at the voltage levels shown in the Truth Table. Either trigger signal will cause the output of the trigger-control circuit to go high (#9).



Circuit Operation (Continued)

The trigger-control circuit going high simultaneously initiates three events. First, the output latch goes low, thus taking the Q output of the 'HC4538 to a high state (# 10). Second, transistor M3 is turned on, which allows the external timing capacitor, C_X , to rapidly discharge toward ground (# 11). (Note that the voltage across C_X appears at the input of the upper reference circuit comparator.) Third, transistor M4 is turned off and transmission gate T1 is turned on, thus allowing the voltage across C_X to appear at the input of the lower reference circuit comparator.

When C_X discharges to the reference voltage of the lower reference circuit (#12), the outputs of both reference circuits will be high (#13). The trigger-control reset circuit goes high, resetting the trigger-control circuit flip-flop to a low state (#14). This turns transistor M3 off again, allowing C_X to begin to charge back up toward V_{CC} , with a time constant $t=R_XC_X$ (#15). In addition, transistor M4 is turned on and transmission gate T1 is turned off. Thus a high voltage level is applied to the input of the lower reference circuit comparator, causing its output to go low (#16). The monostable multivibrator may be retriggered at any time after the trigger-control circuit goes low.

When C_X charges up to the reference voltage of the upper reference circuit (#17), the output of the upper reference circuit goes low (#18). This causes the output latch to tog-

gle, taking the Q output of the 'HC4538 to a low state (#19), and completing the time-out cycle.

RESET OPERATION

A low voltage applied to the Reset pin always forces the Q output of the 'HC4538 to a low state.

The timing diagram illustrates the case in which reset occurs (#20) while C_X is charging up toward the reference voltage of the upper reference circuit (#21). When a reset occurs, the output of the reset latch goes low (#22), turning on transistor M1. Thus C_X is allowed to quickly charge up to V_{CC} (#23) to await the next trigger signal.

Recovery time is the required delay after reset goes inactive to a new trigger rising edge. On the diagram it is shown as (#26) to (#27).

RETRIGGER OPERATION

In the retriggerable mode, the 'HC4538 may be retriggered during timing out of the output pulse at any time after the trigger-control circuit flip-flop has been reset (#24). Because the trigger-control circuit flip-flop resets shortly after C_X has discharged to the reference voltage of the lower reference circuit (#25), the minimum retrigger time, t_{rr} is a function of internal propagation delays and the discharge time of C_X:

 $t_{rr}(ns) \, \cong \, 72 \, + \, \frac{V_{CC}(volts) \bullet C_X(pF)}{30.5}, \, at \, room \, temperature$


Circuit Operation (Continued)

POWER-DOWN CONSIDERATIONS


Large values of C_X may cause problems when powering down the HC4538 because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V_{CC} through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC}\bullet C_X/(30$ mA). For example, if $V_{CC} = 5V$ and $C_X = 15\ \mu F$, the V_{CC} supply must turn off no faster than $t = (15V)\bullet(15\ \mu F)/30$ mA = 2.5 ms. This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V_{CC} to zero volts occurs, the HC4538 may sustain damage. To avoid this possibility, use an external clamping diode, D_X, connected from V_{CC} to the C_X pin.

SET UP RECOMMENDATIONS



TL/F/5217-5



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.