

## 74LS01 Gate

Quad Two-Input NAND Gate (Open Collector)  
*Product Specification*

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS01	16ns	1.6mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74LS01N
Plastic SO	N74LS01D

### FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = HIGH voltage level  
L = LOW voltage level

### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
A, B	Inputs	1LSul
Y	Output	10LSul

### NOTE:


Where a 74LS unit load (LSul) is  $20\mu A I_{IH}$  and  $-0.4mA I_{IL}$ .

### PIN CONFIGURATION




December 4, 1985

### LOGIC SYMBOL



5-6

### LOGIC SYMBOL (IEEE/IEC)



853-0450 81501

Gate

74LS01

**ABSOLUTE MAXIMUM RATINGS** (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS	UNIT
V <sub>CC</sub>	Supply voltage	7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +1	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature range	0 to 70	°C

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	74LS			UNIT
	Min	Nom	Max	
V <sub>CC</sub>	4.75	5.0	5.25	V
V <sub>IH</sub>	2.0			V
V <sub>IL</sub>			+0.8	V
I <sub>IK</sub>			-18	mA
V <sub>OH</sub>			5.5	V
I <sub>OL</sub>			8	mA
T <sub>A</sub>	0		70	°C

5

**TEST CIRCUITS AND WAVEFORMS**

**Test Circuit For 74 Open Collector Outputs**

**DEFINITIONS**  
 R<sub>L</sub> = Load resistor to V<sub>CC</sub>; see AC CHARACTERISTICS for value.  
 C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.  
 R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of Pulse Generators.  
 D = Diodes are 1N916, 1N3064, or equivalent.  
 t<sub>TLH</sub>, t<sub>THL</sub> Values should be less than or equal to the table entries.

**Input Pulse Definition**

V<sub>M</sub> = 1.3V for 74LS; V<sub>M</sub> = 1.5V for all other TTL families.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t <sub>TLH</sub>	t <sub>THL</sub>
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Gate

74LS01


**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>	74LS01			UNIT	
		Min	Typ <sup>2</sup>	Max		
$I_{OH}$ HIGH-level output current	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}, V_{OH} = 5.5\text{V}$			100	$\mu\text{A}$	
$V_{OL}$ LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$		0.35	0.5	V
		$I_{OL} = 4\text{mA}$		0.25	0.4	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_1 = I_{IK}$			-1.5	V	
$I_i$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_i = 7.0\text{V}$			0.1	mA	
$I_{IH}$ HIGH-level input current	$V_{CC} = \text{MAX}, V_i = 2.7\text{V}$			20	$\mu\text{A}$	
$I_{IL}$ LOW-level input current	$V_{CC} = \text{MAX}, V_i = 0.4\text{V}$			-0.4	mA	
$I_{CC}$ Supply current (total)	$V_{CC} = \text{MAX}$	$I_{CCH}$ Outputs HIGH		0.8	1.6	mA
		$I_{CCL}$ Outputs LOW		2.4	4.4	mA

**NOTES:**

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ .

**AC WAVEFORM**



**AC ELECTRICAL CHARACTERISTICS**  $T_A = 25^\circ\text{C}, V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74LS		UNIT
		$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		
		Min	Max	
$t_{PLH}$ $t_{PHL}$ Propagation delay	Waveform 1		32 28	ns