## PALV22V10 and PALLV22V10ZFamilies <br> Low-Voltage (Zero Power) 24-Pin EE CMOS Versatile PAL Device

## DISTINCTIVE CHARACTERISTICS

- Low -voltage operation, 3.3 V JEDEC compatible
$-\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}$ to 3.6 V
- Commercial and industrial operating temperature range
- 7.5-ns tpD
- Electrically-erasable technology provides reconfigurable logic and full testability
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to $\mathbf{1 6}$ product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party softw are and programmer support
- 24-pin SKINNY DIP and 28-pin PLCC packages save space


## GENERAL DESCRIPTION

The PALLV22V10 is an advanced $\mathrm{PAL}^{\circledR}$ device built with low-voltage, high-speed, electricallyerasable CMOS technology.
The PALLV22V10Z provides low voltage and zero standby power. At $30 \mu \mathrm{~A}$ maximum standby current, the PALLV22V10Z allows battery powered operation for an extended period.
The PALLV22V10 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.
The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

## BLOCK DIAGRAM



18956D-001

## FUNCTIONAL DESCRIPTION

The PALLV22V10 is the low-voltage version of the PALCE22V10. It has all the architectural features of the PALCE22V10.
The PALLV2210Z is the low-voltage, zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10. In addition, the PALLV22V10Z has zero standby power and an unused product term disable feature.

The PALLV22V10 allows the systems engineer to implement a design on-chip by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.
Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.
The PALLV22V10 has 12 inputs and $10 \mathrm{I} / \mathrm{O}$ macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits $\mathrm{S}_{0}-\mathrm{S}_{1}$. Multiplexer controls are connected to ground ( 0 ) through a programmable bit, selecting the " 0 " path through the multiplexer. Erasing the bit disconnects the control line from GND and it floats to $\mathrm{V}_{\mathrm{CC}}(1)$, selecting the " 1 " path.
The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easilyimplemented programming algorithm, these products can be rapidly programmed to any customized pattern.

## Variable Input/Output Pin Ratio

The PALLV22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to $\mathrm{V}_{\mathrm{CC}}$ or GND .

## Registered Output Configuration

Each macrocell of the PALLV22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_{1}=0$ ), the array feedback is from $\overline{\mathrm{Q}}$ of the flip-flop.

## Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $S_{1}=1$ ). In the combinatorial configuration, the feedback is from the pin.


Figure 1. Output Logic Macrocell Diagram

a. Registered/active low

c. Registered/active high

b. Combinatorial/active low

d. Combinatorial/active high

Figure 2. Macrocell Configuration Options

## Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bi-directional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

## Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.
Selection is controlled by programmable bit $\mathrm{S}_{0}$ in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high $\left(\mathrm{S}_{0}=1\right)$.

## Preset/Reset

For initialization, the PALLV22V10 has additional preset and reset product terms. These terms are connected to all registered outputs. When the synchronous preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the asynchronous reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

## Benefits of Lower Operating Voltage

The PALLV22V10 has an operating voltage range of 3.0 V to 3.6 V . Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for notebook applications.

Because power is proportional to the square of the voltage, reduction of the supply voltage from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications. Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3 V designs facilitate a reduction in the form factor.
A lower operating voltage results in a reduction of I/O voltage swings. This reduces noise generation and provides a less hostile environment for board design. A lower operating voltage also reduces electromagnetic radiation noise and makes obtaining FCC approval easier.

## 3.3-V (CMOS) and 5-V (CMOS and TTL) Compatible Inputs and I/O

Input voltages can be at TTL levels. Additionally, the PALLV22V10 can be driven with true 5-V CMOS levels due to special input and I/O buffer circuitry.

## Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALLV22V10 will depend on the programmed output polarity. The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic, and the reset delay time is 1000 ns maximum.

## Register Preload

The registers on the PALLV22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Security Bit

After programming and verification, a PALLV22V10 design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.
The bit can only be erased in conjunction with erasure of the entire pattern.

## Programming and Erasing

The PALLV22V10 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its unprogrammed state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

## Quality and Testability

The PALLV22V10 offers a very high level of built-in quality. The erasability of the CMOS PALLV22V10 allows direct testing of the device array to guarantee 100\% programming and functional yields.

## Technology

The high-speed PALLV22V10 is fabricated with Vantis' advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be 3.3-V and 5-V device compatible. This technology provides strong input-clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

## Zero-Standby Pow er Mode

The PALLV22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 30 ns ), the PALLV22V10Z will go into standby mode, shutting down most of its internal circuitry. The current will go to almost zero ( $\mathrm{I}_{\mathrm{CC}}<30 \mu \mathrm{~A}$ ). The outputs will maintain the states held before the device went into the standby mode.
If a macrocell is used in registered mode, switching pin CLK/ $\mathrm{I}_{0}$ will not affect standby mode status for that macrocell. If a macrocell is used in combinatorial mode, switching pin CLK/ $\mathrm{I}_{0}$ will affect standby mode status for that macrocell.
This feature reduces dynamic $\mathrm{I}_{\mathrm{CC}}$ proportionally to the number of registered macrocells used. If all macrocells are used as registers and only $C L K / I_{0}$ is switching, the device will not be in standby mode, but dynamic $\mathrm{I}_{\mathrm{CC}}$ will typically be $<2 \mathrm{~mA}$. This is because only the CLK/ $\mathrm{I}_{0}$ buffer will draw current. The use of combinatorial macrocells will add on average 5 mA per macrocell (at 25 MHz ) under these same conditions.
When any input switches, the internal circuitry is fully enabled, and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies.

## Product-Term Disable

On a programmed PALLV22V10Z, any product terms that are not used are disabled. Power is cut off from these product terms so that they do not draw current. Product-term disabling results in considerable power savings. This saving is greater at the higher frequencies.
Further hints on minimizing power consumption can be found in a separate document entitled, Minimizing Power Consumption with Zero-Power PLDs.

## LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . -0.5 V to +5.25 V
DC Output or I/O Pin Voltage . . . . . . -0.5 V to +5.25 V
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) . . . . . . . . 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . . . .0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) with
Respect to Ground. . . . . . . . . . . . . . . +3.0 V to +3.6 V

## Industrial (I) Devices

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$. . . . . . . . . . $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) with
Respect to Ground. $\qquad$
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS OVER COM M ERCIAL AND INDUSTRIAL OPERATING RANGES

| Parameter Symbol | Parameter Description | Te |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ | $\mathrm{I}_{0 \mathrm{H}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {CC }}-0.2$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{I H}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{0 \mathrm{~L}}=16 \mathrm{~mA}$ |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{0 \mathrm{~L}}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2) |  | 2.0 | 5.25 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2) |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\operatorname{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| IOZH | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=V_{\text {CC }} V_{\text {CC }}=\operatorname{Max} \\ & V_{\text {IN }}=V_{I H} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZL | Off-State Output Leakage Current LOW | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note } 2) \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\operatorname{Max}($ Note 3) |  | -5 | -75 | mA |
| $\mathrm{I}_{\text {CC }}$ ( Static) | Supply Current | Outputs f = 0 MHz , Open$\left(I_{\text {OUT }}=0 \mathrm{~mA}\right)$ | -10/15 Commercial |  | 60 | mA |
|  |  |  | -7 |  | 75 | mA |
|  |  |  | -15 Industrial |  | 75 | mA |

## Notes:

1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
2. $\mathrm{I} / \mathrm{O}$ pin leakage is the worst case of $\mathrm{I}_{\mathrm{IL}}$ and $\mathrm{I}_{\mathrm{OZL}}$ (or $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{OZH}}$ ).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
$\mathrm{V}_{\mathrm{OUT}}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE ${ }^{1}$

| Parameter Symbol | Parameter Description | Test Condition |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES ${ }^{1}$

| Parameter Symbol | Parameter Description |  |  | -7 |  | -10 |  | -15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpd | Input or Feedback to Combinatorial Output |  |  |  | 7.5 |  | 10 |  | 15 | ns |
| ts1 | Setup Time from Input, Feedback or SP to Clock |  |  | 4.5 | - | 5.5 |  | 10 |  | ns |
| ts2 | Setup Time from SP to Clock |  |  | 5.5 | - | 7 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  |  | $\checkmark$ | 5.5 |  | 6.5 |  | 10 | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  |  | 11 |  | 13 |  | 20 | ns |
| taRW | Asynchronous Reset Width |  |  | 6 |  | 8 |  | 10 |  | ns |
| taRR | Asynchronous Reset Recovery Time |  |  | 6 |  | 8 |  | 10 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 6 |  | 8 |  | 10 |  | ns |
| twL | Clock Width | LOW |  | 3.5 |  | 4 |  | 6 |  | ns |
| ${ }^{\text {twH }}$ |  | HIGH |  | 3.5 |  | 4 |  | 6 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency (Note 2) | External Feedback | $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{C}}\right)$ | 100 |  | 83.3 |  | 50 |  | MHz |
|  |  | Internal Feedback ( $\mathrm{f}_{\mathrm{CNI}}$ ) | $1 /\left(\mathrm{t}_{\text {S }}+\mathrm{t}_{\mathrm{CF}}\right)($ Note 3) | 133 |  | 110 |  | 58.8 |  | MHz |
|  |  | No Feedback | $1 /\left(t_{\text {WH }}+t_{\text {WL }}\right)$ | 143 |  | 125 |  | 83.3 |  | MHz |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Using Product Term Control |  |  |  | 9 |  | 11 |  | 15 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 10 |  | 11 |  | 15 | ns |

## Notes:

1. See "Switching Test Circuit" for test conditions.
2. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
3. $\mathrm{t}_{C F}$ is a calculated value and is not guaranteed. $\mathrm{t}_{C F}$ can be found using the following equation:
$\mathrm{t}_{C F}=1 / \mathrm{f}_{M A X}($ internal feedback $)-\mathrm{t}_{S}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground
-0.5 V to +7.0 V
DC Input Voltage
. 0.5 V to +5.5 V
DC Output or I/O Pin Voltage . . . . . . . -0.5 V to +5.5 V
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ). . . . . . . . 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Industrial (I) Devices

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . \ldots-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) with
Respect to Ground. . . . . . . . . . . . . . . +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES

| Parameter Symbol | Parameter Description | Test |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ | $\mathrm{I}_{0 \mathrm{H}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {CC }}-0.3$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ | $\mathrm{I}_{0 \mathrm{~L}}=2 \mathrm{~mA}$ |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{0 \mathrm{~L}}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) |  | 2.0 | 5.5 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \mathrm{V}_{\text {CC }}=\operatorname{Max}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ |  |  | -10 | $\mu \mathrm{A}$ |
| IOZH | Off-State Output Leakage Current HIGH | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZL | Off-State Output Leakage Current LOW | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\text {IL }}(\text { Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\operatorname{Max}$ ( Note 3) |  | -5 | -75 | mA |
| ICC | Supply Current | $\begin{aligned} & \text { Outputs Open }\left(I_{\text {OUT }}=0 \mathrm{~mA}\right) \\ & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max}(\text { Note } 4) \end{aligned}$ | $\mathrm{f}=0 \mathrm{MHz}$ |  | 30 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{f}=15 \mathrm{MHz}$ |  | 55 | mA |

## Notes:

1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
2. $\mathrm{I} / \mathrm{O}$ pin leakage is the worst case of $\mathrm{I}_{\mathrm{IL}}$ and $\mathrm{I}_{\mathrm{OZL}}$ ( or $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{OZH}}$ ).
3. Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is guaranteed under worst case test conditions. Refer to the $\mathrm{I}_{\mathrm{CC}}$ vs. Frequency graph in this datasheet for typical $\mathrm{I}_{\mathrm{CC}}$ characteristics.

CAPACITANCE ${ }^{1}$

| Parameter Symbol | Parameter Description | Test Condition |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| ${ }^{\text {cout }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES ${ }^{\mathbf{1}}$

| Parameter Symbol | Parameter Description |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Combinatorial Output ( Note 2) |  |  | 25 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  |  | 15 |  |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  | 25 | ns |
| $t_{\text {ARW }}$ | Asynchronous Reset Width |  | 25 |  | ns |
| $\mathrm{t}_{\text {ARR }}$ | Asynchronous Reset Recovery Time |  | 25 |  | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset Recovery Time |  | 25 |  | ns |
| ${ }^{\text {tw }}$ | Clock Width |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ |  |  | 10 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency ( Note 3) | $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{c}}\right.$ ) | 33.3 |  | MHz |
|  |  | $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CF}}\right)($ Note 4) | 35.7 |  | MHz |
|  |  | $1 /\left(\right.$ twH $\left.+t_{\text {WL }}\right)$ | 50 |  | MHz |
| teA | Input to Output Enable Using Product Term Control |  |  | 25 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  | 25 | ns |

## Notes:

1. See "Switching Test Circuit" for test conditions.
2. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the trp may be slightly faster.
3. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
4. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation:
$\mathrm{t}_{\mathrm{CF}}=1 / \mathrm{f}_{\mathrm{MAX}}$ (internal feedback) $-\mathrm{t}_{\mathrm{S}}$.

## SWITCHING WAVEFORMS



## a. Combinatorial output


c. Clock width

18956D-009

b. Registered output

Input

Output


18956D-010
d. Input to output disable/enable

f. Synchronous preset

## Notes:

1. $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ for inputs signals and $\mathrm{V}_{\mathrm{CC}} / 2$ for outputs signals.
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times 2 ns to 5 ns typical.

## KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS <br> Must be <br> Steady | Will be <br> Steady |
| :--- | :--- | :--- |
|  | May <br> Change <br> from H to L | Will be <br> Changing <br> from H to L |
| May |  |  |
| Change |  |  |
| from L to H |  |  |$\quad$| Will be |
| :--- |
| Changing |
| from L to H Care, |
| Any Change |
| Permitted |$\quad$| Changing, |
| :--- |
| State |
| Unknown |

## SWITCHING TEST CIRCUIT



18956D-014

| Specification | $\mathrm{S}_{1}$ | $S_{2}$ | $C_{L}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | Measured Output Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd, too | Closed | Closed | 30 pF | $1.6 \mathrm{~K} \Omega$ | $1.6 \mathrm{~K} \Omega$ | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $\begin{aligned} & \mathrm{Z} \rightarrow \mathrm{H}: \text { Open } \\ & \mathrm{Z} \rightarrow \mathrm{~L} \text { : Closed } \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \rightarrow \mathrm{H}: \text { Closed } \\ & \mathrm{Z} \rightarrow \mathrm{~L}: \text { Open } \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| $t_{\text {ER }}$ | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \text { Closed } \\ & \mathrm{L} \rightarrow \mathrm{Z}: \text { Closed } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \text { Closed } \\ & \mathrm{L} \rightarrow \mathrm{Z}: \text { Open } \end{aligned}$ | 5 pF |  |  | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V} \\ & \mathrm{~L} \rightarrow \mathrm{Z}: \mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V} \end{aligned}$ |

TYPICAL ICC CHARACTERISTICS


The selected "typical" pattern utilized 50\% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.
By utilizing $50 \%$ of the device, a midpoint is defined for $I_{\mathrm{CC}}$. From this midpoint, a designer may scale the $I_{\mathrm{CC}}$ graphs up or down to estimate the $I_{\mathrm{CC}}$ requirements for a particular design.

## ENDURANCE CHARACTERISTICS

The PALLV22V10 is manufactured using Vantis' advanced electrically-erasable (EE) CMOS process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed-a feature which allows $100 \%$ testing at the factory.

| Symbol | Parameter | Test Conditions | Value | Unit |
| :--- | :--- | :--- | :---: | :---: |
| t DR | Min Pattern Data Retention Time | Max Storage Temperature | 10 | Years |
|  |  | Max Operating Temperature | 20 | Years |
| N | Min Reprogramming Cycles | Normal Programming Conditions | 100 | Cycles |

## ROBUSTNESS FEATURES

The PALLV22V10 has some unique features that make it extremely robust, especially when operating in high speed design environments. Input clamping circuitry limits negative overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns .

## INPUT/OUTPUT EQUIVALENT SCHEM ATICS



Typical Output
18956D-017

## POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways $\mathrm{V}_{\mathrm{CC}}$ can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.



18956D-018
Figure 3. Power-Up Reset Waveform

## TYPICAL THERM AL CHARACTERISTICS

## PALLV22V10-10

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SKINNY DIP | PLCC |  |
| $\theta j \mathrm{c}$ | Thermal impedance, junction to case |  | 26 | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| өja | Thermal impedance, junction to ambient |  | 86 | 69 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ojma | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 72 | 57 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 400 lfpm air | 65 | 52 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 600 lfpm air | 60 | 47 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 800 lfpm air | 55 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Plastic 日jc Considerations

The data listed for plastic $\theta j c$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta$ jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## CONNECTION DIAGRAMS

## Top View




18956D-002
18956D-003

## Note:

Pin 1 is marked for orientation.

## PIN DESIGNATIONS

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect
$\mathrm{V}_{\mathrm{CC}}=$ Supply Voltage

## ORDERING INFORM ATION

## Commercial and Industrial Products

Lattice/Vantis programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:


