SN65LVDM179D (Marked as DM179 or LVM179)

SN65LVDM179DGK (Marked as M79) (TOP VIEW)


SLLS324F - DECEMBER 1998 - REVISED MARCH 2003


- Low-Voltage Differential 50-Ω Line Drivers and Receivers
- Typical Signaling Rates of 500 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50-Ω Load
- Valid Output With as Little as 50-mV Input Voltage Difference
- Propagation Delay Times
 - Driver: 1.7 ns Typical
 - Receiver: 3.7 ns Typical
- Power Dissipation at 200 MHz
 - Driver: 50 mW Typical
 - Receiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Driver Is High Impedance When Disabled or With V_{CC} < 1.5 V
- Receiver Has Open-Circuit Failsafe

description

The SN65LVDM179, SN65LVDM180. SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve high signaling rates. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a 50- Ω load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of these devices and signaling techniques is point-to-point half duplex, baseband data transmission over a controlled impedance media of approximately 100 Ω characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001 – 2003 Texas Instruments Incorporated

SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

description (continued)

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics.

The SN65LVDM179, SN65LVDM180, SN65LVDM050, and SN65LVDM051 are characterized for operation from -40° C to 85° C.

	PACKAGE					
TA	SMALL OUTLINE (D)	LINE SMALL OUTLINE SMALL OUTLINE (DGK) (P				
−40°C to 85°C	SN65LVDM050D	—	SN65LVDM050PW			
	SN65LVDM051D	—	SN65LVDM051PW			
	SN65LVDM179D	SN65LVDM179DGK	_			
	SN65LVDM180D	—	SN65LVDM180PW			

AVAILABLE OPTIONS

Function Tables

SN65LVDM179 RECEIVER

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
$V_{ID} \ge 50 \text{ mV}$	Н
–50 MV < V _{ID} < 50 mV	?
V _{ID} ≤ –50 mV	L
Open	Н
L high lossed in the standard A	An effective sector of a

H = high level, L = low level, ? = indeterminate

SN65LVDM179 DRIVER

OUTPUTS		
Y	Z	
L	Н	
Н	L	
L	Н	
	Y L	

H = high level, L = low level

SN65LVDM180, SN65LVDM050, and SN65LVDM051 RECEIVER

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 50 \text{ mV}$	L	Н
–50 MV < V _{ID} < 50 mV	L	?
$V_{ID} \le -50 \text{ mV}$	L	L
Open	L	Н
Х	Н	Z

H = high level, L = low level, Z = high impedance, X = don't care

Function Tables (Continued)

SN65LVDM180, SN65LVDM050, and SN65LVDM051 DRIVER




SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

INPUTS		OUT	PUTS		
D	DE	Y Z			
L	Н	L	Н		
Н	Н	Н	L		
Open	Н	L	Н		
Х	L	Z	Z		

H = high level, L = low level, Z = high impedance,

X = don't care

equivalent input and output schematic diagrams





SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1) –0.5 V to 4 V	/
Voltage range (D, R, DE, RE)	/
Voltage range (Y, Z, A, and B) –0.5 V to 4 V	/
Electrostatic discharge: Y, Z, A, B, and GND (see Note 2) CLass 3, A:12 kV, B:600 V	/
All Class 3, A:7 kV, B:500 V	/
Continuous power dissipation see dissipation rating table)
Storage temperature range)

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

2. Tested in accordance with MIL-STD-883C Method 3015.7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C‡	T _A = 85°C POWER RATING
D(8)	635 mW	5.1 mW/°C	330 mW
D(14)	987 mW	7.9 mW/°C	513 mW
D(16)	1110 mW	8.9 mW/°C	577 mW
DGK	424 mW	3.4 mW/°C	220 mW
PW (14)	736 mW	5.9 mW/°C	383 mW
PW (16)	839 mW	6.7 mW/°C	437 mW

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
Driver output voltage, VO	0		2.4	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Magnitude of differential input voltage, VID	0.1		0.6	V
Common-mode input voltage, VIC (see Figure 6)	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{ D} }{2}$	V
Operating free-air temperature, T _A	-40		V _{CC} -0.8 85	°C



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

device electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
		SN65LVDM179	No receiver load, driver $R_L = 50 \Omega$		10	15	mA
			Driver and receiver enabled, no receiver load, driver RL = 50 Ω		10	15	
		SN65LVDM180	Driver enabled, receiver disabled, $R_L = 50 \Omega$		9	13	mA
			Driver disabled, receiver enabled, no load		1.7	5	
			Disabled		0.5	2	
ICC	Supply current		Drivers and receivers enabled, no receiver loads, driver RL = 50 Ω		19	27	
		SN65LVDM050 Drivers enabled, receivers disabled, R _L = 50 Ω Drivers disabled, receivers enabled, no loads Disabled		16	24	mA	
				4	6		
			Disabled		0.5	1	
		SN65LVDM051	Drivers enabled, no receiver loads, driver RL = 50 Ω		19	27	mA
		SINUSEV DIVIUS I	Drivers disabled, no loads		4	6	ША

[†] All typical values are at 25°C and with a 3.3 V supply.

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD}	Differential output voltage magnitude		D 53.0	247	340	454	
∆ V _{OD}	Change in differential output voltage magnitud between logic states	e	R _L = 50 Ω, See Figure 1 and Figure 2	-50‡		50	mV
VOC(SS)	Steady-state common-mode output voltage			1.125	1.2	1.375	V
$\Delta VOC(SS)$	Change in steady-state common-mode output voltage		See Figure 3	-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage				50	150	mV
		DE	V _{IH} = 5 V	-20	-0.5		A
ΉH	High-level input current	D			2	20	μA
L.:		DE	Nr. 0.0.V	-10	-0.5		A
ΊL	Low-level input current	D	V _{IL} = 0.8 V		2	10	μA
1			V_{OY} or $V_{OZ} = 0 V$		7	10	
los	Short-circuit output current		$V_{OD} = 0 V$		7	10	mA
loz	High-impedance output current		$V_O = 0$ V or 2.4 V, other output at 1.2 V, DE AT 0.8 V.	-47		47	μΑ
lO(OFF)	Power-off output current		$V_{CC} = 0 V$, $V_{O} = 0 V$ or 2.4 V, other output at 1.2 V, DE AT 0.8 V.	-47		47	μΑ
CIN	Input capacitance				3		pF

[‡]The algebraic convention in which the least positive (most negative) value is designated minimum is used in this datasheet.



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold				50	
V _{IT}	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-50			mV
VOH	High-level output voltage	I _{OH} = -8 mA	2.4			V
VOL	Low-level output voltage	I _{OL} = 8 mA			0.4	V
1.		$V_{I} = 0$	-20	-11		μΑ
Ι	Input current (A or B inputs)	V _I = 2.4 V		-3	-1.2	
II(OFF)	Power-off input current (A or B inputs)	$V_{CC} = 0$	-20		20	μA
Iн	High-level input current (enables)	V _{IH} = 5 V			10	μA
Ι _{ΙL}	Low-level input current (enables)	V _{IL} = 0.8 V			10	μA
IOZ	High-impedance output current	$V_{O} = 0 \text{ or } 5 V$	-10		10	μΑ
Cl	Input capacitance			5		pF

[†] All typical values are at 25°C and with a 3.3-V supply.

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output			1.7	2.7	ns
^t PHL	Propagation delay time, high-to-low-level output			1.7	2.7	ns
t _r	Differential output signal rise time	R _L = 50Ω, C _L = 10 pF, See Figure 6		0.6	1	ns
t _f	Differential output signal fall time			0.6	1	ns
^t sk(p)	Pulse skew (t _{pHL} – t _{pLH})			250		ps
^t sk(o)	Channel-to-channel output skew‡			100		ps
^t sk(pp)	Part-to-part skew§				1	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			6	10	ns
^t PZL	Propagation delay time, high-impedance-to-low-level output			6	10	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 7		4	10	ns
^t PLZ	Propagation delay time, low-level-to-high-impedance output			5	10	ns

[†] All typical values are at 25°C and with a 3.3-V supply.
 [‡] t_{sk(o)} is the maximum delay time difference between drivers on the same device.
 § t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP [†]	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		3.7	4.5	ns
^t PHL	Propagation delay time, high-to-low-level output	C _L = 10 pF, See Figure 6	3.7	4.5	ns
^t sk(p)	Pulse skew (t _{pHL} – t _{pLH})		0.1		ns
^t sk(o)	Channel-to-channel output skew		0.2		ns
^t sk(pp)	Part-to-part skew [‡]			1	ns
t _r	Output signal rise time	C _L = 10 pF,	0.7	1.5	ns
t _f	Output signal fall time	See Figure 6	0.9	1.5	ns
^t PZH	Propagation delay time, high-level-to-high-impedance output		2.5		ns
t _{PZL}	Propagation delay time, low-level-to-low-impedance output		2.5		ns
^t PHZ	Propagation delay time, high-impedance-to-high-level output	See Figure 7	7		ns
^t PLZ	Propagation delay time, low-impedance-to-high-level output		4		ns

[†] All typical values are at 25°C and with a 3.3-V supply.

t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION

driver





Figure 1. Driver Voltage and Current Definitions



SLLS324F – DECEMBER 1998 – REVISED MARCH 2003


PARAMETER MEASUREMENT INFORMATION

driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.





NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{f} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.


Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

PARAMETER MEASUREMENT INFORMATION

driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_1 includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions



SLLS324F – DECEMBER 1998 – REVISED MARCH 2003

PARAMETER MEASUREMENT INFORMATION

receiver




Figure 5. Receiver Voltage Definitions


APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON- MODE INPUT VOLTAGE (V)	
VIA	V _{IB}	v _{ID}	v _{IC}	
1.225	1.175	50	1.2	
1.175	1.225	-50	1.2	
2.375	2.325	50	2.35	
2.325	2.375	-50	2.35	
0.05	0	50	0.05	
0	0.05	-50	0.05	
1.5	0.9	600	1.2	
0.9	1.5	-600	1.2	
2.4	1.8	600	2.1	
1.8	2.4	-600	2.1	
0.6	0	600	0.3	
0	0.6	-600	0.3	

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 6. Timing Test Circuit and Waveforms




SLLS324F – DECEMBER 1998 – REVISED MARCH 2003


PARAMETER MEASUREMENT INFORMATION

receiver (continued)




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SLLS324F - DECEMBER 1998 - REVISED MARCH 2003



TYPICAL CHARACTERISTICS



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003



TYPICAL CHARACTERISTICS



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 16. Data Transmission Distance Versus Rate



SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –50 mV and 50 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different, however, in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 17. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 17. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 50-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.




SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187




SLLS324F - DECEMBER 1998 - REVISED MARCH 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated