
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17



NC - No internal connection

### description/ordering information

The 'AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high. When  $\overline{OE}$  is low, the respective gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

т <sub>А</sub>	PACKA	GE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGY	Tape and reel	SN74AHC125RGYR	HA125		
	PDIP – N	Tube	SN74AHC125N	SN74AHC125N		
	SOIC - D	Tube	SN74AHC125D	AHC125		
–40°C to 85°C	3010 - 0	Tape and reel	SN74AHC125DR	ALICIZS		
-40 C 10 85 C	SOP – NS	Tape and reel	SN74AHC125NSR	AHC125		
	SSOP – DB	Tape and reel	SN74AHC125DBR	HA125		
	TSSOP – PW	Tape and reel	SN74AHC125PWR	HA125		
	TVSOP – DGV Tape and reel		SN74AHC125DGVR	HA125		
	CDIP – J	Tube	SNJ54AHC125J	SNJ54AHC125J		
–55°C to 125°C	CFP – W	Tube	SNJ54AHC125W	SNJ54AHC125W		
	LCCC – FK	Tube	SNJ54AHC125FK	SNJ54AHC125FK		

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCLS256I – DECEMBER 1995 – REVISED SEPTEMBER 2002

FUNCTION TABLE (each buffer)						
INP	JTS	OUTPUT				
OE	Α	Y				
L	Н	Н				
L	L	L				
Н	Х	Z				

### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V to 7 V + 0.5 V -20 mA ±20 mA ±25 mA ±50 mA 86°C/W 96°C/W 27°C/W 80°C/W 76°C/W
(see Note 2): NS package	
(see Note 3): RGY package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

3. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS256I - DECEMBER 1995 - REVISED SEPTEMBER 2002

#### recommended operating conditions (see Note 4)

			SN54A	N54AHC125 SN74AHC125	LINUT		
			MIN	MAX	MIN MAX		UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		V
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		
		V <sub>CC</sub> = 5.5 V	3.85	MIN     MAX     MIN     MAX       2     5.5     2     5.5       1.5     1.5     2.1     2.1       3.85     3.85     3.85     0.5       0.5     0.9     0.9     0.9       1.65     1.65     1.65     0.55       0     5.5     0     5.5       0     VCC     0     VCC       -50     -50     -50       -4     -4     -4       -8     50     50       50     4     4       8     8     8       100     100     100			
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μA
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC}$ = 5 V ± 0.5 V		-8		-8	ША
		$V_{CC} = 2 V$		50		50	μA
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA
		$V_{CC}$ = 5 V ± 0.5 V		8		8	ША
A #/ A	long to transition rises or fall rate	$V_{CC}$ = 3.3 V ± 0.3 V	$5.5 \vee$ $1.65$ $1.65$ 0 $5.5$ 0 $5.5$ 0 $\nabla_{CC}$ 0 $\nabla_{CC}$ $2 \vee$ $-50$ $-50$ $3.3 \vee \pm 0.3 \vee$ $-4$ $-4$ $5 \vee \pm 0.5 \vee$ $-8$ $-8$ $2 \vee$ $50$ $50$ $3.3 \vee \pm 0.3 \vee$ $4$ $4$ $5 \vee \pm 0.5 \vee$ $8$ $8$ $3.3 \vee \pm 0.3 \vee$ $100$ $100$ $5 \vee \pm 0.5 \vee$ $20$ $20$	100	204		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	Т	<b>₄ = 25°C</b>	;	SN54A	HC125	SN74A	HC125	UNIT
PARAMETER	TEST CONDITIONS V <sub>CC</sub>		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
lj	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1*		±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_{I} = V_{CC}$ or GND	5 V		4	10				10	pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V.



SCLS256I – DECEMBER 1995 – REVISED SEPTEMBER 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

00	•		, ,	0	,							
	FROM	ROM TO L		T <sub>A</sub> = 25°C			SN54A	HC125	SN74A	HC125	UNIT	
PARAMETER	(INPUT)	(OUTPUT)			TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	А	Y	Ci = 15 pE		5.6*	8*	1*	9.5*	1	9.5	ns	
<sup>t</sup> PHL	A	T	C <sub>L</sub> = 15 pF		5.6*	8*	1*	9.5*	1	9.5	115	
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 15 pF		5.4*	8*	1*	9.5*	1	9.5	200	
<sup>t</sup> PZL	ÛE	T			5.4*	8*	1*	9.5*	1	9.5	ns	
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 15 pF		7*	9.7*	1*	11.5*	1	11.5	ns	
<sup>t</sup> PLZ		I	0L = 15 pr		7*	9.7*	1*	11.5*	1	11.5	115	
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		8.1	11.5	1	13	1	13	ns	
<sup>t</sup> PHL	~	Ι	CL = 50 pr	0 <u>[</u> = 50 pi		8.1	11.5	1	13	1	13	115
<sup>t</sup> PZH	OE	Y	$C_{\rm L} = 50  \rm pE$		7.9	11.5	1	13	1	13	ns	
<sup>t</sup> PZL	OE		Y C <sub>L</sub> = 50 pF	7.9	11.5	1	13	1	13	115		
<sup>t</sup> PHZ	ŌĒ		Y	C <sub>I</sub> = 50 pF		9.5	13.2	1	15	1	15	ns
<sup>t</sup> PLZ			0L = 30 pr		9.5	13.2	1	15	1	15	115	
<sup>t</sup> sk(o)	OE	Y	C <sub>L</sub> = 50 pF			1.5**				1.5	ns	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	т	<b>₄ = 25°</b> Ω	;	SN54A	HC125	SN74A	HC125			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		3.8*	5.5*	1*	6.5*	1	6.5	ns		
<sup>t</sup> PHL	A	T			3.8*	5.5*	1*	6.5*	1	6.5	115		
<sup>t</sup> PZH		Y	C <sub>I</sub> = 15 pF		3.6*	5.1*	1*	6*	1	6	ns		
<sup>t</sup> PZL	ÛE	Ι	0L = 15 pr		3.6*	5.1*	1*	6*	1	6	115		
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		4.6*	6.8*	1*	8*	1	8	ns		
<sup>t</sup> PLZ	ÛE	Ι	0L = 15 pr		4.6*	6.8*	1*	8*	1	8	115		
<sup>t</sup> PLH	٨	٨	А	Y	C <sub>I</sub> = 50 pF		5.3	7.5	1	8.5	1	8.5	ns
<sup>t</sup> PHL	A	I	0L = 30 pr	0L = 30 bi		5.3	7.5	1	8.5	1	8.5	115	
<sup>t</sup> PZH	OE	Y	$C_{1} = 50 \text{ pF}$		5.1	7.1	1	8	1	8	ns		
<sup>t</sup> PZL		Ι	C <sub>L</sub> = 50 pF		5.1	7.1	1	8	1	8	115		
<sup>t</sup> PHZ	ŌĒ		Y	C <sub>I</sub> = 50 pF		6.1	8.8	1	10	1	10	200	
<sup>t</sup> PLZ		T	CL = 50 pr		6.1	8.8	1	10	1	10	ns		
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1**				1	ns		

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.



# SN54AHC125, SN74AHC125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS256I – DECEMBER 1995 – REVISED SEPTEMBER 2002

# noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 5)

			UNIT
FARAIVETER	SN74AHC125       MIN     MAX       0.8     -0.8       4.4     3.5       1.5     1.5	UNIT	
Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
Quiet output, minimum dynamic V <sub>OH</sub>	4.4		V
High-level dynamic input voltage	3.5		V
Low-level dynamic input voltage		1.5	V
	Quiet output, minimum dynamic V <sub>OL</sub> Quiet output, minimum dynamic V <sub>OH</sub> High-level dynamic input voltage	PARAMETER MIN   Quiet output, maximum dynamic V <sub>OL</sub> Quiet output, minimum dynamic V <sub>OL</sub> Quiet output, minimum dynamic V <sub>OH</sub> 4.4   High-level dynamic input voltage 3.5	PARAMETER   MIN   MAX     Quiet output, maximum dynamic V <sub>OL</sub> 0.8     Quiet output, minimum dynamic V <sub>OL</sub> -0.8     Quiet output, minimum dynamic V <sub>OH</sub> 4.4     High-level dynamic input voltage   3.5


NOTE 5: Characteristics are for surface-mount packages only.

# operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER		ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



SCLS256I - DECEMBER 1995 - REVISED SEPTEMBER 2002



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated