DBV OR DCK PACKAGE (TOP VIEW)

Α

B 🛛 2

GND 3

SCLS317H - MARCH 1996 - REVISED JANUARY 2000

5 V_{CC}

- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline Transistor (DBV, DCK) Packages


description

The SN74AHC1G32 is a single 2-input positive-OR gate. The device performs the Boolean function Y = A + B or $Y = \overline{\overline{A} \bullet \overline{B}}$ in positive logic.

The SN74AHC1G32 is characterized for operation from -40°C to 85°C.

_	FUNCTION TABLE											
ſ	INP	UTS	OUTPUT									
I	Α	В	Y									
ſ	Н	Х	Н									
I	Х	н	Н									
	L	L	L									

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated



SCLS317H - MARCH 1996 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Storage temperature range, T _{stg} –65°C to 150°C	,

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
	V _{CC} = 2 VHigh-level input voltage $V_{CC} = 3 V$		1.5		V
VIH			2.1		
		V _{CC} = 5.5 V	3.85		
		$V_{CC} = 2 V$		0.5	
VIL	Low-level input voltage V _{CC} = 3 V	$V_{CC} = 3 V$		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	VCC	V
		$V_{CC} = 2 V$		-50	μA
ЮН	High-level output current	V_{CC} = 3.3 V ± 0.3 V		-4	mA
		V_{CC} = 5 V ± 0.5 V		-8	mA
		$V_{CC} = 2 V$		50	μA
IOL	Low-level output current $V_{CC} = 3.3$ V			4	m۸
		V_{CC} = 5 V ± 0.5 V	V ± 0.5 V		mA
A+/A>-	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	no //
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS317H – MARCH 1996 – REVISED JANUARY 2000

PARAMETER	TEST CONDITIONS	Vcc	T _A = 25°C			MIN	МАХ	UNIT	
PARAMETER			MIN	TYP	MAX	IVIIIN	WAA	UNIT	
		2 V	1.9	2		1.9		V	
	I _{OH} = -50 μA	3 V	2.9	3		2.9			
V _{OH}		4.5 V	4.4	4.5		4.4			
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48			
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8			
	I _{OL} = 50 μA	2 V			0.1		0.1		
		3 V			0.1		0.1		
V _{OL}		4.5 V			0.1		0.1	V	
	I _{OL} = 4 mA	3 V			0.36		0.44		
	I _{OL} = 8 mA	4.5 V			0.36		0.44		
II	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1	μA	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			1		10	μA	
Ci	V _I = V _{CC} or GND	5 V		2	10		10	pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAY	UNIT
	FARAINETER	(INPUT)			MIN	TYP	MAX		MAX	UNIT
	^t PLH	A or B	B Y	C _L = 15 pF		5.5	7.9	1	9.5	ns
	^t PHL	AUB				5.5	7.9	1	9.5	
	^t PLH	A or B	Y	C _L = 50 pF		8	11.4	1	13	ns
	^t PHL					8	11.4	1	13	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	мах	UNIT
PARAMETER	(INPUT)			MIN	TYP	MAX	IVIIIN	WAA	UNIT
^t PLH	A or B	в ү	C _L = 15 pF		3.8	5.5	1	6.5	ns
^t PHL	AUD				3.8	5.5	1	6.5	
^t PLH	A or B	Y	C _L = 50 pF		5.3	7.5	1	8.5	20
^t PHL					5.3	7.5	1	8.5	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER		ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



SCLS317H - MARCH 1996 - REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated