
SCLS080C - MARCH 1984 - REVISED NOVEMBER 2002


- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up to 10 LSTTL Loads
- Low Power Consumption, 20-μA Max I_{CC}

SN54HC05 . . . J OR W PACKAGE SN74HC05 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



- Typical t_{pd} = 8 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max





NC - No internal connection

description/ordering information

The 'HC05 devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic. The open-drain outputs require pullup resistors to perform correctly. They may be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

ORDERING INFORMATION

| TA | PACKAGE [†] | | ORDERABLE PART NUMBER | TOP-SIDE MARKING | | |
|----------------|-------------------------|---------------|--------------------------|---------------------|--|--|
| | PDIP – N Tube | | SN74HC05N | SN74HC05N | | |
| -40°C to 85°C | SOIC - D | Tube | SN74HC05D | HC05 | | |
| | 301C = D | Tape and reel | SN74HC05DR | HC05 | | |
| | SOP - NS | Tape and reel | SN74HC05NSR | HC05 | | |
| | SSOP – DB Tape and reel | | SN74HC05DBR | HC05 | | |
| | TSSOP – PW | Tape and reel | SN74HC05PWR | HC05 | | |
| | CDIP – J | Tube | SNJ54HC05J | SNJ54HC05J | | |
| –55°C to 125°C | CFP – W | Tube | SNJ54HC05W | SNJ54HC05W | | |
| | LCCC – FK Tube | | SNJ54HC05FK | SNJ54HC05FK | | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | L |
| L | Н |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | | 0.5 V to 7 V |
|-----------------------------------------------------------------------------------------------|-----------------|----------------|
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (se | ee Note 1) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO} | c) (see Note 1) | ±20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | | ±25 mA |
| Continuous current through V _{CC} or GND | | |
| Package thermal impedance, θ_{JA} (see Note 2): | | |
| • | DB package | 96°C/W |
| | N package | 80°C/W |
| | NS package | 76°C/W |
| | PW package | 113°C/W |
| Storage temperature range, T _{stq} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

| | | | | N54HC0 | 5 | SN74HC05 | | | UNIT |
|----------------|---------------------------------|-------------------------|------|--------|------|----------|-----|------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | ONIT |
| VCC | Supply voltage | | 2 | 5 | 6 | 2 | 5 | 6 | V |
| | | V _{CC} = 2 V | 1.5 | | | 1.5 | | | |
| VIH | VIH High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | 3.15 | | | V |
| | | V _{CC} = 6 V | 4.2 | | | 4.2 | | | |
| | Low-level input voltage | V _{CC} = 2 V | | | 0.5 | | | 0.5 | V |
| VIL | | V _{CC} = 4.5 V | | | 1.35 | | | 1.35 | |
| | | VCC = 6 V | | | 1.8 | | | 1.8 | |
| ٧ _I | Input voltage | | 0 | | VCC | 0 | | VCC | V |
| ٧o | Output voltage | | 0 | | VCC | 0 | | VCC | V |
| | Input transition rise/fall time | V _{CC} = 2 V | | | 1000 | | | 1000 | |
| Δt/Δν | | V _{CC} = 4.5 V | | | 500 | | | 500 | ns |
| | | V _{CC} = 6 V | | | 400 | | | 400 | |
| T _A | Operating free-air temperature | | -55 | | 125 | -40 | | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS080C - MARCH 1984 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | Vaa | T _A = 25°C | | | SN54HC05 | | SN74HC05 | | UNIT |
|-----------------|------------------------------|---------------------------|------------|-----------------------|-------|------|----------|-------|----------|-------|------|
| PARAMETER | | | vcc | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| IOH | $V_I = V_{IH}$ or V_{IL} , | AO = ACC | 6 V | | 0.01 | 0.5 | | 10 | | 5 | μΑ |
| | VI = VIH or VIL | I _{OL} = 20 μA | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | |
| V _{OL} | | | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| | | | 6 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | V |
| | | I _{OL} = 4 mA | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | |
| | | $I_{OL} = 5.2 \text{ mA}$ | 6 V | | 0.15 | 0.26 | | 0.4 | | 0.33 | |
| lį | VI = VCC or 0 | | 6 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA |
| Icc | $V_I = V_{CC}$ or 0, | I _O = 0 | 6 V | | | 2 | | 40 | | 20 | μΑ |
| C _i | | | 2 V to 6 V | | 3 | 10 | | 10 | | 10 | pF |

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM | то | Vaa | T, | _Δ = 25°C | ; | SN54I | HC05 | SN74H | 1C05 | UNIT |
|------------------|---------|----------|-------|-----|---------------------|-----|-------|------|-------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | VCC | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | Y | 2 V | | 60 | 115 | | 175 | | 145 | |
| t _{PLH} | Α | | 4.5 V | | 13 | 23 | | 35 | | 29 | ns |
| | | | 6 V | | 10 | 20 | | 30 | | 25 | |
| | А | Y | 2 V | | 45 | 85 | | 130 | | 105 | |
| t _{PHL} | | | 4.5 V | | 9 | 17 | | 26 | | 21 | ns |
| | | | 6 V | | 8 | 14 | | 22 | | 18 | |
| t _f | | | 2 V | | 38 | 75 | | 110 | | 95 | |
| | | Y | 4.5 V | | 8 | 15 | | 22 | | 19 | ns |
| | | | 6 V | | 6 | 13 | | 19 | | 16 | |

operating characteristics, $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|--------------------------------------------|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance per inverter | No load | 20 | pF |



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\rm O} = 50~\Omega$, $t_{\rm r} = 6$ ns, $t_{\rm f} = 6$ ns.
 - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated