SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

| '90A, | 'LS90 | Decade Counters |
|-------|--------------|---------------------------|
| ′92A, | 'LS92 | Divide By-Twelve Counters |
| '93A. | 1 \$93 | 4-Bit Binary Counters |

| TVOCO | TYPICAL |
|------------------|-------------------|
| TYPES | POWER DISSIPATION |
| '90A | 145 mW |
| '92A, '93A | 130 mW |
| LS90, LS92, LS93 | 45 mW |

description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Q_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Q_A .


| SN5490A, SN54LS90 J OR W PACKAGE SN7490A N PACKAGE SN74LS90 D OR N PACKAGE (TOP VIEW) |
|--|
| |
| CKB 1 14 CKA R0(1) 2 13 NC R0(2) 3 12 Q_A NC 4 11 Q_D V _{CC} 5 10 GND R9(1) 6 9 Q_B R9(2) 7 8 Q_C |
| SN5492A, SN54LS92 J OR W PACKAGE |
| |
| SN7492A N PACKAGE |
| SN74LS92 D OR N PACKAGE |
| (TOP VIEW) |
| |
| СКВ 🛛 1 🕖 14🛛 СКА |
| NC 2 13 NC |
| |
| |
| |
| |
| $RO(1)$ $\Box 6$ $9 \Box \Omega C$ |
| R0(2) 7 8 QD |
| |
| SN5493A, SN54LS93 J OR W PACKAGE SN7493 N PACKAGE SN74LS93 D OR N PACKAGE (TOP VIEW) |
| |
| |
| |
| $RO(2) \square 3 \qquad 12 \square Q_A$ |
| |
| |
| |
| |
| |

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

| '90A, 'LS90 BI-QUINARY (5-2) | | | | | | | | | | | |
|---------------------------------|----|----|----|----|--|--|--|--|--|--|--|
| (See Note B) | | | | | | | | | | | |
| COUNT | | | | | | | | | | | |
| | QA | QD | ac | QB | | | | | | | |
| 0 | L | L | L | L | | | | | | | |
| 1 | E | L | L | н | | | | | | | |
| 2 | L | L | н | L | | | | | | | |
| 3 | L | L | н | н | | | | | | | |
| 4 | L | н | L | L | | | | | | | |
| 5 | н | L | L | L | | | | | | | |
| 6 | н | L | L | н | | | | | | | |
| 7 | н | L | н | L | | | | | | | |
| 8 | н | L | н | н | | | | | | | |
| 9 | н | н | L | L | | | | | | | |

'90A, 'LS90 **RESET/COUNT FUNCTION TABLE**

| RESET INPUTS | | | | | OUTPUT | | | | | |
|-------------------|-------|-------------------|-------|----------------|--------|-----|----|--|--|--|
| R ₀₍₁₎ | R0(2) | R ₉₍₁₎ | R9(2) | ۵ _D | QC | QB | QA | | | |
| н | н | L | X | L | L | L | L | | | |
| н | н | × | L | L | L | L | L | | | |
| × | × | н | н | н | L | L | н | | | |
| × | L | х | L | | CO | UNT | | | | |
| L | × | L | х | COUNT | | | | | | |
| L | × | х | L | COUNT | | | | | | |
| x | L | L | x | | со | UNT | | | | |

'93A, 'LS93 COUNT SEQUENCE

| (See Note C) | | | | | | | | | | |
|--------------|----|---------------------------|----------------|----|--|--|--|--|--|--|
| COUNT | | ουτ | PUT | | | | | | | |
| | QD | $\mathbf{a}_{\mathbf{C}}$ | ٥ _B | QA | | | | | | |
| 0 | L | L | L | L | | | | | | |
| 1 | L | L | Ł | н | | | | | | |
| 2 | L | L | н | L | | | | | | |
| 3 | L | L | н | н | | | | | | |
| 4 | L | н | L | | | | | | | |
| 5 | L | . н с | | н | | | | | | |
| 6 | L | н | н | L | | | | | | |
| 7 | L | н | н | н | | | | | | |
| 8 | н | L | L | L | | | | | | |
| 9 | н | L | L | н | | | | | | |
| 10 | н | L | н | L | | | | | | |
| 11 | н | L | н | н | | | | | | |
| 12 | н | н | L | L | | | | | | |
| 13 | н | н | L | н | | | | | | |
| 14 | н | н | н | L | | | | | | |
| 15 | н | н | н | н | | | | | | |

'90A, 'LS90 BCD COUNT SEQUENCE (See Note A)

| (See Note A) | | | | | | | | | | |
|--------------|--------|----|----|----|--|--|--|--|--|--|
| COUNT | OUTPUT | | | | | | | | | |
| COONT | ٥D | QC | 08 | QA | | | | | | |
| 0 | L | L | L | L | | | | | | |
| 1 | L | L | L | н | | | | | | |
| 2 | L | L | н | L | | | | | | |
| 3 | L | L | н | н | | | | | | |
| 4 | L | н | L | L | | | | | | |
| 5 | L | н | L | н | | | | | | |
| 6 | L | н | н | L | | | | | | |
| 7 | L | н | н | н | | | | | | |
| 8 | н | L | L | L | | | | | | |
| 9 | н | L | L | н | | | | | | |

'92A, 'LS92 COUNT SEQUENCE ~

| COUNT | Ουτρυτ | | | | | | | | |
|-------|--------|----|----|----|--|--|--|--|--|
| COUNT | QD | QC | QB | QA | | | | | |
| 0 | L | L | L | L | | | | | |
| 1 | L | L | L | н | | | | | |
| 2 | L | L | н | L | | | | | |
| 3 | L | Ł | н | н | | | | | |
| 4 | L | н | L | L | | | | | |
| 5 | L | н | L | н | | | | | |
| 6 | н | Ł | L | L | | | | | |
| 7 | н | L | L | н | | | | | |
| 8 | н | Ł | Н | L | | | | | |
| 9 | н | L | н | н | | | | | |
| 10 | н | н | L | L | | | | | |
| 11 | н | н | L | н | | | | | |

'92A, 'LS92, '93A, 'LS93 **RESET/COUNT FUNCTION TABLE**


| RESET/COUNT FONCTION TABLE | | | | | | | | | | | |
|----------------------------|-------------------|----|----------|-----|----|--|--|--|--|--|--|
| RESET | OUTPUT | | | | | | | | | | |
| R ₀₍₁₎ | R ₀₍₂₎ | QD | QD QC QB | | QA | | | | | | |
| н | Н | L | L | L | L | | | | | | |
| L | х | | COUNT | | | | | | | | |
| x | L | | CO | JNT | | | | | | | |

- NOTES: A. Output \mathbf{Q}_{A} is connected to input CKB for BCD count. B. Output Q_D is connected to input CKA for bi-quinary
 - count.
 - C. Output O_A is connected to input CKB.
 - D. H = high level, L = low level, X = irrelevant




SDLS940A - MARCH 1974 - REVISED MARCH 1988

logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


schematics of inputs and outputs





SDLS940A - MARCH 1974 - REVISED MARCH 1988







SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | • | • | | | | | 7 V |
|--|---------|-----------|-----------|----|--|-------|---|-------|---|---|-----|-------|---------|
| Input voltage | | | | | | | | | • | • | | | 5.5 V |
| Interemitter voltage (see Note 2) | | | | | | | | | | | | | 5.5 V |
| Operating free-air temperature range | SN5490A | , SN5492A | , SN5493 | Α. | | | | | • | - | –55 | °C to | o 125°C |
| | SN7490A | , SN7492A | A, SN7493 | Α. | | | | | | | . (|)°C i | to 70°C |
| Storage temperature range | | | | | | • | • | | | | -65 | 'C to | o 150°C |

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '90A circuit, it also applies between the two R₉ inputs.

recommended operating conditions

| | | 1 | 0A, SN SN5493 | | SN749 | | | |
|--|--------------|-----|------------------|------|-------|-----|------|-----|
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, ¹ OH | | | | -800 | | | -800 | μA |
| Low-level output current, IOL | | | | 16 | | | 16 | mA |
| | A input | 0 | | 32 | 0 | | 32 | MHz |
| Count frequency, fcount (see Figure 1) | B input | 0 | | 16 | 0 | | 16 | |
| | A input | 15 | | | 15 | | | |
| Pulse width, tw | B input | 30 | | | 30 | | | ns |
| | Reset inputs | 15 | | | 15 | | | |
| Reset inactive-state setup time, t _{su} | | 25 | | | 25 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | | | | '90A | | | '92A | | | '93A | | UNIT |
|-----|------------------------------|----------------|--|---|-----|------|------|-----|------|------|-----|--------------|------|------|
| | PARAMETE | R [¶] | TEST CONDITIO | DNST | MIN | TYP | MAX | MIN | ТҮР‡ | MAX | MIN | ΤΥΡ ‡ | MAX | UNIT |
| ViH | High-level inpu | t voltage | | | 2 | | | 2 | | | 2 | | | V |
| VIL | Low-level inpu | | · · · · · · · · · · · · · · · · · · · | | | | 0.8 | | | 0.8 | | | 0.8 | V |
| VIK | Input clamp vo | | $V_{CC} = MIN, I_{I} = -1$ | 2 mA | | | -1.5 | | | -1.5 | | | -1.5 | V |
| | High-level output voltage | | V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = 2 | 2 V, | 2.4 | 3.4 | | 2.4 | 3.4 | | 2.4 | 3.4 | | v |
| VOL | Low-level outp | out voltage | V _{CC} = MIN, V _{1H} = 2 V, V _{1L} = 0.8 V, I _{OL} = 16 mA [¶] | | | 0.2 | 0.4 | | 0.2 | 0.4 | | 0.2 | 0.4 | v |
| 4 | Input current maximum inp | | V _{CC} = MAX, V ₁ = 5. | V _{CC} = MAX, V ₁ = 5.5 V | | | 1 | | | 1 | | | 1 | mA |
| | | Any reset | | | | | 40 | | | 40 | | | 40 | |
| Чн | High-level | СКА | $V_{CC} = MAX, V_1 = 2.$ | 4 V | | | 80 | | | 80 | | | 80 | μA |
| | input current | СКВ | | | | | 120 | | | 120 | | | 80 | L |
| | | Any reset | | | T | | -1.6 | | | -1.6 | | | -1.6 | 1 |
| ЧĽ | Low-level | СКА | V _{CC} = MAX, V _I = 0. | .4 V | | | -3.2 | | | -3.2 | | | -3.2 | MA |
| 10 | input current | | | | | | -4.8 | | | -4.8 | | | -3.2 | |
| | Short-circuit | | ····· | SN54' | -20 | | -57 | -20 | | -57 | -20 | | -57 | mA |
| los | output curren | tŠ | Voo = MAX | SN74' | -18 | | -57 | -18 | | -57 | -18 | | 57 | |
| 1cc | Supply current | | V _{CC} = MAX, See No | ote 3 | | 29 | 42 | | 26 | 39 | | 26 | 39 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25$ °C.

SNot more than one output should be shorted at a time.

 ${}^{(1)}Q_A$ outputs are tested at I_{OL} = 16 mA plus the limit value for I_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| | FROM | то | | | '90A | | | '92A | | | '93A | | UNIT |
|------------------------|-----------------------------|---------------------------------|-------------------------|----------|------|-----|-----|------|-----|-----|------|-----|------|
| PARAMETER [†] | AMETER ^T (INPUT) | | TEST CONDITIONS | MIN | түр | MAX | MIN | TYP | MAX | MIN | ТҮР | MAX | |
| | СКА | QA | | 32 | 42 | | 32 | 42 | | 32 | 42 | | MHz |
| fmax | СКВ | QB | | 16 | | | 16 | | | 16 | | | |
| tPLH | СКА | 0. | | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| tPHL | | ۵ _A | | | 12 | 18 | | 12 | 18 | | 12 | 18 | |
| tPLH | | 0 | | | 32 | 48 | | 32 | 48 | | 46 | 70 | ns |
| tPHL | СКА | α _D | | | 34 | 50 | | 34 | 50 | | 46 | 70 | |
| tPLH | | 0 | C _L = 15 pF, | | 10 | 16 | _ | 10 | 16 | 1 | 10 | 16 | ns |
| tPHL | СКВ | Ω _B | R _L = 400 Ω, | | 14 | 21 | | 14 | 21 | | 14 | 21 | |
| <u>ФLН</u> | | | See Figure 1 | | 21 | 32 | | 10 | 16 | | 21 | 32 | ns |
| tPHL | СКВ | QC | | F | 23 | 35 | | 14 | 21 | | 23 | 35 |] "" |
| ^t PLH | | _ | 1 | | 21 | 32 | | 21 | 32 | | 34 | 51 | ns |
| tPHL | СКВ | QD | | | 23 | 35 | | 23 | 35 | | 34 | 51 |] "" |
| tPHL | Set-to-0 | Any | 1 | | 26 | 40 | | 26 | 40 | | 26 | 40 | ns |
| tPLH | | Q _A , Q _D | 1 | | 20 | 30 | 1 | | | | | | ns |
| tPHL | Set-to-9 | O _B , Q _C | 1 | | 26 | 40 | | | | | | | |

 $^{\dagger}f_{max}$ = maximum count frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output



SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | |
|---|----------------|---------------------------------------|
| Input voltage: R inputs | | · · · · · · · · · · · · · · · · · · · |
| A and B inputs | | · · · · · · · · · · · · · · · · · · · |
| Operating free-air temperature range: SNS | 54LS' Circuits | |
| SN7 | 74LS' Circuits | 0°C to 70°C |
| Storage temperature range | | |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | s | SN54LSS SN54LSS SN54LSS | 92 | 5 | UNIT | | |
|--|--------------|-----|-------------------------------|------|------|------|------|-----|
| | | MIN | NOM | MAX | MIN | NOM | MAX | 1 |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | | -400 | | | -400 | μA |
| Low-level output current, IOL | | | | 4 | | | 8 | mA |
| Count from the from Figure 1) | A input | 0 | | 32 | 0 | | 32 | MHz |
| Count frequency, f _{count} (see Figure 1) | B input | 0 | | 16 | 0 | | 16 | |
| | A input | 15 | | | 15 | | | |
| Pulse width, tw | B input | 30 | | | 30 | | | ns |
| | Reset inputs | 30 | | | 30 | | | 1 |
| Reset inactive-state setup time, t _{su} | | 25 | | | 25 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMET | TER | TE | ST CONDITION | s† | 1 | N54LS9 N54LS9 | | _ | N74LS9 | | UNIT |
|-----------------------------|------------------|--|--|------------------------|-------------|-----|------------------|------|-----|--------------|------------|------|
| | | | | | | MIN | TYP [‡] | MAX | MIN | TYP‡ | MAX | |
| VIH | High-level inpu | t voltage | | | | 2 | | | 2 | | | V |
| VIL Low-level input voltage | | | | | | | 0.7 | | | 0.8 | v | |
| VIK Input clamp voltage | | V _{CC} = MIN, | lı = -18 mA | | | | -1.5 | | | -1.5 | V | |
| VOH | High-level outp | ligh-level output voltage $V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = V_{IL}max, I_{OH} = -400 \ \mu A$ | | Ą | 2.5 | 3.4 | | 2.7 | 3.4 | | v | |
| VOL | Low-level outp | ut voltage | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, | IOL = 4 mA¶ | | 0.25 | 0.4 | | 0.25 0.35 | 0.4 0.5 | v |
| | Input current | Any reset | V _{CC} = MAX, | V1 = 7 V | | | | 0.1 | | | 0.1 | |
| 11 | at maximum | СКА | | | | | | 0.2 | | | 0.2 | mA |
| | input voltage | СКВ | $V_{CC} = MAX,$ | VI = 5.5 V | | | | 0.4 | | | 0.4 | |
| | High-level | Any reset | | | | | | 20 | | | 20 | |
| Чн | input current | СКА | V _{CC} = MAX, | VI = 2.7 V | | | | 40 | | | 40 | μA |
| | «iput cuireitt | СКВ |] | | | | | 80 | | | 80 | |
| | Low-level | Any reset | | | | | | -0.4 | | | -0.4 | |
| ΗL | input current | СКА | V _{CC} = MAX, | V _I = 0.4 V | | | | -2.4 | | | -2.4 | mA |
| | Input current | СКВ | | | | | | -3.2 | | | -3.2 | L |
| los | Short-circuit ou | utput current § | V _{CC} = MAX | | | -20 | | -100 | -20 | | -100 | mΑ |
| 100 | Supply current | | | | 'LS90 | | 9 | 15 | | 9 | 15 | mA |
| lcc | Supply cultent | | V _{CC} = MAX, | See Note 3 | 'LS92 | | 9 | 15 | | 9 | 15 | |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \S Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

IQA outputs are tested at specified IOL plus the limit value of IL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | | | | S | N54LS9 | 13 | S | N74LS9 |)3 | |
|-----|------------------------------|-----------------|--------------------------|--|--------------|-----|--------|------|-----|--------|------|----------|
| | PARAMET | TER | TE | ST CONDITION | 5' | MIN | түр‡ | MAX | MIN | түр‡ | MAX | UNIT |
| ViH | High-level inpu | t voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input | t voltage | | | | | | 0.7 | | | 0.8 | V |
| VIK | Input clamp vo | Itage | V _{CC} = MIN, | $l_{\rm CC} = MIN, l_1 = -18 {\rm mA}$ | | | | -1.5 | | | -1.5 | v |
| Vон | High-level outp | ut voltage | | $CC = MIN, V_{IH} = 2V,$ $V_{IL} = V_{IL} max, I_{OH} = -400 \mu A$ | | | 3.4 | | 2.7 | 3.4 | | v |
| | Voc Low-level output voltage | | V _{CC} = MIN, | VIH = 2 V, | 10L = 4 mA 1 | 1 | 0.25 | 0.4 | | 0.25 | 0.4 | v |
| VOL | | | VIL = VIL max | VIL = VIL max | | | | | | 0.35 | 0.5 | |
| | Input current | Any reset | V _{CC} = MAX, | V ₁ = 7 V | | | | 0.1 | | | 0.1 | mA |
| 4 | at maximum input voltage | CKA or CKB | V _{CC} = MAX, | V1 = 5.5 V | | | | 0.2 | | | 0.2 | |
| | High-level | Any reset | | N - 0 7 V | | | | 20 | | | 20 | μΑ |
| чн | input current | CKA or CKB | V _{CC} = MAX, | V ₁ = 2.7 V | | | | 40 | | | 80 | <u> </u> |
| | | Any reset | | | | | | -0.4 | | | -0.4 | |
| 11L | Low-level CKA | | V _{CC} = MAX, | V _I = 0.4 V | | | | -2.4 | | | -2.4 | mA |
| | input current | СКВ | 1 | | | | | -1.6 | | | -1.6 | |
| los | Short-circuit of | utput current § | V _{CC} = MAX -2 | | -20 | | -100 | -20 | | -100 | mA | |
| ICC | Supply current | | | | 9 | 15 | | 9 | 15 | mA | | |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P α_A outputs are tested at specified I $_{OL}$ plus the limit value for I $_{IL}$ for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both Ro inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| | FROM | то | | | 'LS90 | | | 'LS92 | | | 'LS93 | | UNIT |
|------------------|----------|----------|-------------------------|-----|-------|-----|-----|-------|-----|-----|-------|-----|------|
| PARAMETER# | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | ТҮР | мах | MIN | ТҮР | MAX | MIN | TYP | MAX | |
| | СКА | QA | | 32 | 42 | | 32 | 42 | | 32 | 42 | | MHz |
| f _{max} | СКВ | QB | | 16 | | | 16 | | | 16 | | | |
| 1PLH | OK A | 0. | 1 | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| ^t PHL | СКА | QA | | | 12 | 18 | | 12 | 18 | | 12 | 18 | |
| ^t PLH | СКА | 0- | 1 | | 32 | 48 | | 32 | 48 | | 46 | 70 | ns |
| ^t PHL | | ۵D | | | 34 | 50 | | 34 | 50 | | 46 | 70 | |
| 1PLH | 014.0 | 0- | C _L = 15 pF, | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| ^t PHL | СКВ | QB | RL = 2 kΩ | | 14 | 21 | | 14 | 21 | | 14 | 21 | |
| 1PLH | 01/0 | | See Figure 1 | | 21 | 32 | | 10 | 16 | | 21 | 32 | ns |
| ^t PHL | СКВ | ac | | | 23 | 35 | | 14 | 21 | | 23 | 35 | |
| ^t PLH | | 0 | 1 | | 21 | 32 | | 21 | 32 | | 34 | 51 | ns |
| 1PHL | СКВ | ۵D | | | 23 | 35 | | 23 | 35 | | 34 | 51 | |
| tPHL | Set-to-0 | Any | 1 | | 26 | 40 | | 26 | 40 | | 26 | 40 | ns |
| ^t ₽LH | 6 | QA, QD |] | | 20 | 30 | | | | | | | ns |
| ^t PHL | Set-to-9 | QB, QC |] | | 26 | 40 | | | | | | | |


#fmax = maximum count frequency

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output




SDLS940A – MARCH 1974 – REVISED MARCH 1988





SDLS940A - MARCH 1974 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, $t_r \leq 5$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms; for 'LS90, 'LS92, 'LS93, $t_r \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. Each reset input is tested separately with the other reset at 4.5 V.
 - E. Reference waveforms are shown with dashed lines.
 - F. For '90A, '92A, and '93A; V_{ref} = 1.5 V. For 'LS90, 'LS92, and 'LS93; V_{ref} = 1.3 V.

FIGURE 1B



PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS www.ti.com

28-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|--|
| 7603201CA | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| 7603201DA | ACTIVE | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| 7700101CA | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| 7700101DA | ACTIVE | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| JM38510/31501BCA | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| JM38510/31501BDA | ACTIVE | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| JM38510/31502BCA | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| JM38510/31502BDA | ACTIVE | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SN5490AJ | LIFEBUY | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SN5492AJ | OBSOLETE | CDIP | J | 14 | | None | Call TI | Call TI |
| SN54LS90J | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SN54LS93J | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SN7490AN | OBSOLETE | PDIP | Ν | 14 | | None | Call TI | Call TI |
| SN7492AN | OBSOLETE | PDIP | Ν | 14 | | None | Call TI | Call TI |
| SN7493AN | OBSOLETE | PDIP | Ν | 14 | | None | Call TI | Call TI |
| SN74LS90D | ACTIVE | SOIC | D | 14 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS90DR | ACTIVE | SOIC | D | 14 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS90N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74LS92D | ACTIVE | SOIC | D | 14 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS92DR | ACTIVE | SOIC | D | 14 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS92N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74LS92N3 | OBSOLETE | PDIP | Ν | 14 | | None | Call TI | Call TI |
| SN74LS92NSR | ACTIVE | SO | NS | 14 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS93D | ACTIVE | SOIC | D | 14 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS93DR | ACTIVE | SOIC | D | 14 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LS93N | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74LS93N3 | OBSOLETE | PDIP | Ν | 14 | | None | Call TI | Call TI |
| SN74LS93NSR | ACTIVE | SO | NS | 14 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SNJ5490AJ | LIFEBUY | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SNJ5490AW | LIFEBUY | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SNJ5492AJ | OBSOLETE | CDIP | J | 14 | | None | Call TI | Call TI |
| SNJ5492AW | OBSOLETE | CFP | W | 14 | | None | Call TI | Call TI |
| SNJ54LS90J | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SNJ54LS90W | ACTIVE | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| | | | | | | | | |



| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins F | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|----------------|-------------------------|------------------|------------------------------|
| SNJ54LS93J | ACTIVE | CDIP | J | 14 | 1 | None | Call TI | Level-NC-NC-NC |
| SNJ54LS93W | ACTIVE | CFP | W | 14 | 1 | None | Call TI | Level-NC-NC-NC |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com