
SN54LV595A, SN74LV595A 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS414J-APRIL 1998-REVISED AUGUST 2003

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 7.1 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift

- I_{off} Supports Partial-Power-Down Mode Operation
- Shift Register Has Direct Clear
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

description/ordering information

The 'LV595A devices are 8-bit shift registers designed for 2-V to 5.5-V V_{CC} operation.

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV595ARGYR	LV595A
	SOIC - D	Tube of 40	SN74LV595AD	LV595A
	3010 - 0	Reel of 2500	SN74LV595ADR	LV595A
–40°C to 85°C	SOP – NS	Reel of 2000	SN74LV595ANSR	74LV595A
-40 C 10 85 C	SSOP – DB	Reel of 2000	SN74LV595ADBR	LV595A
		Tube of 90	SN74LV595APW	
	TSSOP – PW	Reel of 2000	SN74LV595APWR	LV595A
		Reel of 250	SN74LV595APWT	
	CDIP – J	Tube of 25	SNJ54LV595AJ	SNJ54LV595AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV595AW	SNJ54LV595AW
	LCCC – FK	Tube of 55	SNJ54LV595AFK	SNJ54LV595AFK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCLS414J - APRIL 1998 - REVISED AUGUST 2003

description/ordering information (continued)

These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs except $Q_{H'}$ are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs Q _A –Q _H are disabled.
X	Х	Х	Х	L	Outputs Q _A –Q _H are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	Ŷ	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
н	Ŷ	Н	х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	\downarrow	Н	Х	Х	Shift-register state is not changed.
Х	Х	Х	\uparrow	Х	Shift-register data is stored in the storage register.
Х	Х	Х	\downarrow	Х	Storage-register state is not changed.

FUNCTION TABLE



logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, NS, PW, RGY, and W packages.



SN54LV595A, SN74LV595A 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS414J – APRIL 1998 – REVISED AUGUST 2003

timing diagram

SRCLK	
SER	
RCLK	
SRCLR	
ŌE	
Q _A	
QB	
QC	
QD	
QE	
Q _F	
QG	
QH	
Q _H ′	



SCLS414J - APRIL 1998 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
or power-off state, V _O (see Note 1)
Output voltage range applied in the high or low state, V _O (see Notes 1 and 2)0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0) –20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ $\pm 35 \text{ mA}$
Continuous current through V _{CC} or GND ±70 mA
Package thermal impedance, θ _{JA} (see Note 3): D package
(see Note 3): DB package
(see Note 3): NS package
(see Note 3): PW package 108°C/W
(see Note 4): RGY package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS414J - APRIL 1998 - REVISED AUGUST 2003

recommended operating conditions (see Note 5)

			SN54L	V595A	SN74L	V595A	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
		V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V	
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		v	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		$V_{CC} \times 0.7$			
		V _{CC} = 2 V		0.5		0.5		
Ma		V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		V _{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		$V_{CC} \times 0.3$		
VI	Input voltage	•	0	5.5	0	5.5	V	
M	Output uslta as	High or low state	0	4Vcc	0	V _{CC}	V	
VO	Output voltage	3-state	0	5.5	0	5.5	v	
		V _{CC} = 2 V	20	-50		-50	μA	
1		V_{CC} = 2.3 V to 2.7 V	0	-2		-2		
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	2	-8		-8	mA	
		V _{CC} = 4.5 V to 5.5 V		-16		-16		
		V _{CC} = 2 V		50		50	μΑ	
1		V_{CC} = 2.3 V to 2.7 V		2		2		
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA	
		V _{CC} = 4.5 V to 5.5 V		16		16		
		V _{CC} = 2.3 V to 2.7 V		200		200		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS414J - APRIL 1998 - REVISED AUGUST 2003

	AMETER	TEST CONDITIONS		SN54	4LV595A		SN74	LV595A		UNIT
PAR	AWEIER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
		$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			
\/	Q _{H′}	I _{OH} = -6 mA	3 V	2.48			2.48			V
VOH	Q _A –Q _H	I _{OH} = -8 mA	3 V	2.48			2.48			v
	Q _{H′}	$I_{OH} = -12 \text{ mA}$	4.5.)(3.8			3.8			
	Q _A -Q _H	I _{OH} = -16 mA	4.5 V	3.8			3.8			
		I _{OL} = 50 μA	2 V to 5.5 V		Ē	0.1			0.1	
		I _{OL} = 2 mA	2.3 V		E	0.4			0.4	
Max	Q _{H′}	I _{OL} = 6 mA	3 V		2	0.44			0.44	V
VOL	Q _A –Q _H	I _{OL} = 8 mA	3 V		ί Ο	0.44			0.44	v
	Q _{H′}	I _{OL} = 12 mA	4.5.)(0	,	0.55			0.55	
	Q _A -Q _H	I _{OL} = 16 mA	4.5 V	Å		0.55			0.55	
Ц	-	VI = 5.5 V or GND	0 to 5.5 V			±1			±1	μA
loz		$V_{O} = V_{CC}$ or GND	5.5 V			±5			±5	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND \qquad I_{O} = 0$	5.5 V			20			20	μΑ
loff		V_{I} or $V_{O} = 0$ to 5.5 V	0			5			5	μA
Ci		$V_{I} = V_{CC}$ or GND	3.3 V		3.5			3.5		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54L	/595A	SN74L	/595A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low			7.5		7.5		
tw	Pulse duration	RCLK high or low			7.5		7.5		ns
		SRCLR low			6.5	EN	6.5		
		SER before SRCLK↑	5.5		5.5 🗸	2	5.5		
	O a faire films	SRCLK [↑] before RCLK ^{↑†}	8		9		9		
t _{su}	Setup time	SRCLR low before RCLK [↑]			9.5		9.5		ns
		SRCLR high (inactive) before SRCLK1			x 4		4		
t _h	Hold time	SER after SRCLK [↑]	1.5		1.5		1.5		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SCLS414J - APRIL 1998 - REVISED AUGUST 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54L	/595A	SN74L	/595A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	5.5		5.5		5.5		
tw	Pulse duration	RCLK high or low	5.5		5.5	EN	5.5		ns
		SRCLR low			5	EL.	5		
		SER before SRCLK [↑]	3.5		3.5 🗸	<u>r</u>	3.5		
	O a transition of	SRCLK [↑] before RCLK ^{↑†}	8		8.5		8.5		
t _{su}	Setup time	SRCLR low before RCLK1	8		9		9		ns
		SRCLR high (inactive) before SRCLK↑	3		x 3		3		
th	Hold time	SER after SRCLK↑	1.5		1.5		1.5		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	/595A	SN74L	/595A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low			5		5		
tw	Pulse duration	RCLK high or low			5	EW	5		ns
		SRCLR low			5.2		5.2		
		SER before SRCLK↑	3		3 🇸	<u>r</u>	3		
	O a face of the a	SRCLK [↑] before RCLK ^{↑†}			5		5		
t _{su}	Setup time	SRCLR low before RCLK [↑]	5		5		5		ns
		SRCLR high (inactive) before SRCLK↑			2.5		2.5		
t _h	Hold time	SER after SRCLK [↑]	2		2		2		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SN54LV595A, SN74LV595A 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS414J – APRIL 1998 – REVISED AUGUST 2003

PARAMETER	FROM	то	LOAD	T,	ן = 25°C	>	SN54LV595A SN74LV595		V595A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	65*	80*		45*		45		MHz
fmax			C _L = 50 pF	60	70		40		40		
^t PLH	RCLK	0.0			8.4*	14.2*	1*	15.8*	1	15.8	
^t PHL	RCLK	Q _A –Q _H			8.4*	14.2*	1*	15.8*	1	15.8	
^t PLH	SRCLK	0. //			9.4*	19.6*	1*	22.2*	1	22.2	
^t PHL	SKCLK	Q _H ′			9.4*	19.6*	1*	22.2*	1	22.2	
^t PHL	SRCLR	Q _H ′	C _L = 15 pF		8.7*	14.6*	1*	16.3*	1	16.3	ns
^t PZH	OE	0.0			8.2*	13.9*	1*	15*	1	15	
^t PZL	OE	Q _A –Q _H			10.9*	18.1*	1*	20.3*	1	20.3	
^t PHZ	OE	0.0			8.3*	13.7*	1*	15.6*	1	15.6	
^t PLZ	OE	Q _A –Q _H			9.2*	15.2*	1*	16.7*	1	16.7]
^t PLH	RCLK	0.0			11.2	17.2	Q1	19.3	1	19.3	
^t PHL	RCLK	Q _A –Q _H			11.2	17.2	A 1	19.3	1	19.3	
^t PLH	SRCLK	0			13.1	22.5	1	25.5	1	25.5	
^t PHL	SRCLK	Q _H ′			13.1	22.5	1	25.5	1	25.5	
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		12.4	18.8	1	21.1	1	21.1	ns
^t PZH]		10.8	17	1	18.3	1	18.3]
^t PZL	OE	Q _A –Q _H			13.4	21	1	23	1	23]
^t PHZ	OE	0.000]		12.2	18.3	1	19.5	1	19.5]
^t PLZ	UE	Q _A –Q _H			14	20.9	1	22.6	1	22.6	1

* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS414J - APRIL 1998 - REVISED AUGUST 2003

switching characteristics over recommended operating V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1) free-air temperature range,

DADAMETED	FROM	то	LOAD	T,	₄ = 25° α	;	SN54L	/595A	SN74L	/595A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	80*	120*		70*		70		MHz
fmax			C _L = 50 pF	55	105		50		50		
^t PLH	DOLK				6*	11.9*	1*	13.5*	1	13.5	
^t PHL	RCLK	Q _A –Q _H			6*	11.9*	1*	13.5*	1	13.5	
^t PLH		0			6.6*	13*	1*	15*	1	15	
^t PHL	SRCLK	Q _H ′			6.6*	13*	1*	15*	1	15	
^t PHL	SRCLR	Q _H ′	C _L = 15 pF		6.2*	12.8*	1*	13.7*	1	13.7	ns
^t PZH] [6*	11.5*	1*	13.5*	1	13.5	
^t PZL	OE	Q _A –Q _H			7.8*	11.5*	1*	13.5*	1	13.5	
^t PHZ	OE] [6.1*	14.7*	1*	15.2*	1	15.2	
^t PLZ	OE	Q _A –Q _H			6.3*	14.7*	15	15.2*	1	15.2	
^t PLH	DOLK				7.9	15.4	Q1	17	1	17	
^t PHL	RCLK	Q _A –Q _H			7.9	15.4	a 1	17	1	17	
^t PLH		0			9.2	16.5	1	18.5	1	18.5	
^t PHL	SRCLK	Q _H ′			9.2	16.5	1	18.5	1	18.5	
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		9	16.3	1	17.2	1	17.2	ns
^t PZH		0.0] [7.8	15	1	17	1	17	
^t PZL	OE	Q _A –Q _H			9.6	15	1	17	1	17	
^t PHZ	OE	0.00] [8.1	15.7	1	16.2	1	16.2	
^t PLZ	UE	Q _A –Q _H			9.3	15.7	1	16.2	1	16.2	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LV595A, SN74LV595A **8-BIT SHIFT REGISTERS** WITH 3-STATE OUTPUT REGISTERS SCLS414J – APRIL 1998 – REVISED AUGUST 2003

swit V _{CC}	ching $\pm 5 V \pm$	characteristi 0.5 V (unless	ics over otherwise	recommende noted) (see Fi	d operating gure 1)	free-air	temperature	range,
				1				

DADAMETED	FROM	TO (OUTPUT)	LOAD	T _A = 25°C		SN54LV595A		SN74LV595A		UNIT			
PARAMETER	(INPUT)		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX			
f			C _L = 15 pF	135*	170*		115*		115		MHz		
f _{max}			C _L = 50 pF	120	140		95		95				
^t PLH	DOLK				4.3*	7.4*	1*	8.5*	1	8.5			
^t PHL	RCLK	Q _A –Q _H			4.3*	7.4*	1*	8.5*	1	8.5			
^t PLH		0			4.5*	8.2*	1*	9.4*	1	9.4			
^t PHL	SRCLK	Q _{H′}	C _L = 15 pF		4.5*	8.2*	1*	9.4*	1	9.4	ns		
^t PHL	SRCLR	Q _H ′			4.5*	8*	1*	9.1*	1	9.1			
^t PZH	OE	Q _A –Q _H			4.3*	8.6*	1*	10*	1	10			
^t PZL					5.4*	8.6*	1*	¥10*	1	10			
^t PHZ	OE						2.4*	6*	1*	₹ 7.1*	1	7.1	
^t PLZ		Q _A –Q _H			2.7*	5.1*	1	7.2*	1	7.2			
^t PLH	DOLK	RCLK	0.000			5.6	9.4	Q1	10.5	1	10.5		
^t PHL	RCLK	Q _A –Q _H			5.6	9.4	a 1	10.5	1	10.5			
^t PLH	SDCI K	0			6.4	10.2	1	11.4	1	11.4			
^t PHL	SRCLK	Q _{H′}			6.4	10.2	1	11.4	1	11.4			
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		6.4	10	1	11.1	1	11.1	ns		
^t PZH	OE				5.7	10.6	1	12	1	12			
^t PZL	ÛE	Q _A –Q _H			6.8	10.6	1	12	1	12			
^t PHZ	PHZ OE	0.00]		3.5	10.3	1	11	1	11			
^t PLZ	UE	Q _A –Q _H			3.4	10.3	1	11	1	11			

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)

	PARAMETER		SN74LV595A		
			TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		2.8		V
VIH(D)	High-level dynamic input voltage	2.31			V
VIL(D)	Low-level dynamic input voltage			0.99	V


NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

	PARAMETER		TEST CONDITIONS		V _{CC}	TYP	UNIT
		Power dissipation capacitance	C ₁ = 50 pF,	f = 10 MHz	3.3 V	111	рF
Cpd		CL = 50 pF,	1 - 10 10112	5 V	114	р	




SCLS414J - APRIL 1998 - REVISED AUGUST 2003




PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPHL and tPLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.







Α.

Β. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) package configuration.

 ${
m ar{D}}$ The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.


E. Package complies to JEDEC MO-241 variation BB.



MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated