STATIC RANDOM-ACCESS MEMORIES

- Fully Decoded RAMs Organized as 16 Words of Four Bits Each
- Schottky-Clamped for High Speed: Read Cycle Time . . . 25 ns Typical Write Cycle Time . . . 25 ns Typical
- Choice of Three-State or Open-Collector Outputs
- Compatible with Most TTL and I²L Circuits
- Chip-Select Input Simplifies External Decoding

SN54S189B, SN54S289B	JO	ЭR	w	PACKAGE
SN74S189B, SN74S289B	J	OR	N	PACKAGE
(TOP VIEW)				

SN54S189B, SN54S289B, SN74S189B, SN74S289B

A0 🛮 1 '	∪16∏ VCC
Ī □2	15 🗀 A1
₩ 🛮 3	14 🗌 A2
D1	13 🗌 A3
Q1 ∐5	12 D4
D2 🗌 6	11 🔲 Q 4
02 □ 7	10 🛮 D3
GND [8	9 🖸 🖸 3

description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of four bits each. They are fully decoded and feature a chip-select input to simplify decoding required to achieve expanded system organization. The memories feature p-n-p input transistors that reduce the low-level input current requirement to a maximum of -0.25 milliamperes, only one-eighth that of a Series 54S/74S standard load factor. The chip-select circuitry is implemented with minimal delay times to compensate for added system decoding.

write cycle

The information applied at the data input is written into the selected location when the chip-select input and the write-enable input are low. While the write-enable input is low, the 'S189B output is in the highimpedance state and the 'S289B output is off. When a number of outputs are bus-connected, this highimpedance or off state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up.

read cycle


284

The stored information (complement of information applied at the data input during the write cycle) is available at the output when the write-enable input is high and the chip-select input is low. When the chipselect input is high, the 'S189B output will be in the high-impedance state and the 'S289B output will be off.

FUNCTION TABLE


	INF	UTS	'S189B	'S289B			
FUNCTION	CHIP SELECT	WRITE ENABLE	OUTPUT	OUTPUT			
Write	L	L	High Impedance	Off			
Read	L	Н	Complement of Data Entered	Complement of Data Entered			
Inhibit	Н	X	High Impedance	Off			

H = high level, L = low level, X = irrelevant



schematics of inputs and outputs

RAMs



Texas Instruments

Supply voltage, VCC (see Note 1)	7 V
Input voltage	.5 V
Off-State output voltage 5	
Operating free-air temperature range: SN54S' Circuits	25°C
SN74S' Circuits 0 °C to 7	70°C
Storage temperature range	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

				SN545	7	SN74S'			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	0,411	
Supply voltage	je, VCC		4.5	5	5.5	4.75	5	5.25	V	
High-level out	igh-level output voltage, VOH 'S289B				5.5			5.5	V	
High-level ou	High-level output current, IOH 'S1898				- 2			-6.5	mA	
Low-level output current, IQI					16			16	mA	
Width of write pulse (write enable low), tw(wr)			25			25			ns	
	Address before write pulse, t _{su(da)} Data before end of write pulse, t _{su(da)}		0↓	•		0+			1	
Setup time			25↑			25↑			ns	
	Chip-select before end of wr	25↑			25↑			l		
	Address after write pulse, th	(ad)	31			01				
Hold time	Data after write pulse, th(da)		O1			01			ns	
noid time	Chip-select after write pulse, th(S)					01	,			
Operating fre	Operating free-air temperature, TA				125	0		70	°C	

^{† +}The arrow indicates the transition of the write-enable input used for reference: † for the low-to-high transition, + for the high-to-low transition.

5

3AMs

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST COMPLETONS!			'S189B		'S289B				
	PARAMETER	TEST CONDITIONS [†]			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VιΗ	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
Vικ	Input clamp voltage	V _{CC} = MIN,	II = -18 m/	X			- 1.2			- 1.2	V
		V _{CC} = MIN,	V _{IH} = 2 V,	SN54S'	2.4	3.4					V
۷он	High-level output voltage	$V_{1L} = 0.8 V$	IOH = MAX	SN745'	2.4	3.2				-	ľ
		V _{CC} = MIN,	$V_{IH} = 2 V$	$V_0 = 2.4 \text{ V}$						40	μА
ЮН	High-level output current	$V_{IL} = 0.8 V$		$V_0 = 5.5 \text{ V}$						100	μΑ.
VOL	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$		4		0.35	0.5		0.35	0.5	V
¹ozн	Off-state output current, high-level voltage applied	$V_{CC} = MAX,$ $V_{IL} = 0.8 V,$		v			50				μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IL} = 0.8 V,	***	/			- 50				μА
l _l	Input current at maximum input voltage	VCC = MAX,	V _I = 5.5 V				1			1	mA
ΊΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				25			25	μА
ηL	Low-level input current	V _{CC} = MAX,	$V_1 = 0.5 V$				- 250			- 250	μА
los	Short-circuit output current [§]	V _{CC} = MAX			- 30		- 100				mA
Icc	Supply current	V _{CC} = MAX,	See Note 2			75	110		75	105	mA

NOTE 2: ICC is measured with the read/write and chip-select inputs grounded. All other inputs at 4.5 V, and the outputs open.

'S189B switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

			TEGT COMPLETIONS	SI	V54S18	9B	SN	В		
PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	MiN	TYP [‡]	MAX	UNIT	
ta(ad)	Access time from address				25	50		25	35	ns
t _{a(S)}	Access time from chip sele (enable time)	ect	$C_L = 30 pF$, See Note 3	· I		25		18	22	ns
tSR	Sense recovery time				22	40		22	35	ns
	Disable time from high	From S	CL = 5 pF,		12	25		12	17	ns
^t PXZ	or low level	From W	See Note 3		12	30		12	25	i)is

'S289B switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

		TEAT CONDITIONS	SI	N54S28	9B	SN	UNIT			
	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	ONL	
ta(ad)	Access time from address				25	50		25	35	ns
t _a (S)	Access time from chip-sel (enable time)	ect	$C_L = 30 \text{ pF},$ $R_{L1} = 300 \Omega,$		18	25		18	22	ns
tSR	Sense recovery time		$R_{12} = 600 \Omega$		22	40		22	35	ns
	Propagation delay time,	From S	See Note 3		12	25		12	17	ns
^t PLH	output (disable time)	From W			12	30		12	25	115

[†]For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

INSTRUMENTS



284

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°.

[§]Duration of the short circuit should not exceed one second.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.