

May 1987

Description

The μ PD7507H, μ PD7508H, and μ PD75CG08HE are pin-compatible, high-speed (4.19 MHz), 4-bit, single-chip CMOS microcomputers with the μ PD7500 series architecture. The subroutine stack is implemented in RAM for greater nesting depth and flexibility.

Thirty-two I/O lines are organized into eight 4-bit ports: input port/serial interface port 0, output ports 2 and 3, and I/O ports 1, 4, 5, 6, and 7.

The μ PD7507H and μ PD7508H execute 92 instructions of the μ PD7500 series A instruction set with a 2.86- μ s instruction cycle time.

Maximum power consumption is 3 mA at 5 V and less in the HALT and STOP low-power modes.

The 75CG08HE is a piggyback EPROM prototyping chip that is pin-compatible with 7507H and 7508H. A 2716 plugged into the top of the 75CG08HE emulates the ROM of a 7507H. A 2732 emulates the ROM of 7508H. When emulating the 7507H, the user must take care to use only the first 128 RAM locations. Although 7507H and 7508H can operate over a range of 2.7 to 6.0 V, 75CG08HE is limited to 5 V \pm 10%. Table 1 summarizes the differences among 7507H, 7508H, and 75CG08HE.

Features


- Single-chip microcomputer
- Program ROM
 - μ PD7507H: 2048 x 8-bit
 - μ PD7508H: 4096 x 8-bit
 - μ PD75CG08HE: piggyback EPROM
- Data RAM
 - μ PD7507H: 128 x 4-bit
 - μ PD7508H: 224 x 4-bit
 - μ PD75CG08HE: 224 x 4-bit
- 8-bit timer/event counter
- Four 4-bit general purpose registers
- Four vectored, prioritized interrupts
- Executes 92 instructions of 7500 series A instruction set
- 2.86- μ s instruction cycle/4.19-MHz external clock
- Two standby modes
- 32 I/O lines
- LED direct drive (ports 2-5; 16 lines)
- Low power HALT and STOP modes

Ordering Information

Part No.	Package Type	Max Frequency of Operation
μ PD7507HC	40-pin plastic DIP	4.19 MHz
μ PD7507HCU	40-pin plastic shrink DIP	4.19 MHz
μ PD7507HG-22	44-pin plastic miniflat	4.19 MHz
μ PD7508HC	40-pin plastic DIP	4.19 MHz
μ PD7508HCU	40-pin plastic shrink DIP	4.19 MHz
μ PD7508HG-22	44-pin plastic miniflat	4.19 MHz
μ PD75CG08HE	40-pin ceramic piggyback DIP	4.19 MHz

Pin Configurations

40-Pin Plastic DIP and Plastic Shrink DIP



83-003434A

Pin Identification (cont)

44-Pin Miniflat (cont)

No.	Symbol	Function
37	V _{SS}	Ground
38	EVENT	External event input
39	φ _{OUT}	f _{CC} /12 square wave
40	P ₂₀ /PSTB	Port 2 output/Output strobe pulse
41	P ₂₁ /PTOUT	Port 2 output/Timer out F/F signal
42, 43	P ₂₂ , P ₂₃	Port 2 output
44	NC	Not connected

28-Pin EPROM Socket on Piggyback DIP

No.	Symbol	Function
1, 2	NC	Not connected
3-10	A ₇ -A ₀	Address bits 7-0
11-13	I ₀ -I ₂	Data bits 0-2
14, 22	V _{SS}	Ground
15-19	I ₃ -I ₇	Data bits 3-7
20	CE	Chip enable
21, 23	A ₁₀ , A ₁₁	Address bits 10, 11
24, 25	A ₉ , A ₈	Address bits 9, 8
26, 28	V _{DD}	Positive power supply
27	MSEL	Memory select

Pin Functions

P₀₀/INT0, P₀₁/SCK, [Port 0/External Interrupt, Serial Interface] P₀₂/SO, P₀₃/SI

4-bit input port/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface under control of the serial mode select register. The serial input SI, serial output SO, and the serial clock SCK (active low) used for synchronizing data transfer make up the 8-bit serial I/O interface. Line P₀₀ is always shared with external interrupt INT0, a rising edge-triggered interrupt. If P₀₀/INT0 is unused, it should be connected to V_{SS}. If P₀₁/SCK, P₀₂/SO, or P₀₃/SI are unused, connect them to V_{SS} or V_{DD}.

P₁₀-P₁₃ [Port 1]

4-bit input/three-state output port. Data output to port 1 is strobed in synchronization with a P₂₀/PSTB pulse. Connect unused pins to V_{SS} or V_{DD}.

P₂₀/PSTB, P₂₁/PTOUT, P₂₂, P₂₃ [Port 2]

4-bit latched three-state output port. Line P₂₀ is shared with PSTB, the port 1 output strobe pulse. Line P₂₁ is shared with PTOUT, the timer out F/F signal. Leave unused pins open.

P₃₀-P₃₃ [Port 3]

4-bit latched three-state output port. Leave unused pins open.

P₄₀-P₄₃ [Port 4]

4-bit latched three-state output port. Can also perform 8-bit parallel I/O with port 5. In input mode, connect unused pins to V_{DD} or GND. In output mode, leave unused pins open.

P₅₃-P₅₀ [Port 5]

4-bit input/latched three-state output port. This port also performs 8-bit parallel I/O with port 4. In input mode, connect unused pins to V_{SS} or V_{DD}. In output mode, leave unused pins open.

P₆₃-P₆₀ [Port 6]

4-bit input/latched three-state output port. The port 6 mode select register configures individual lines as inputs or outputs. In input mode, connect unused pins to V_{SS} or V_{DD}. In output mode, leave unused pins open.

P₇₀-P₇₃ [Port 7]

4-bit input/latched three-state output port. In input mode, connect unused pins to V_{SS} or V_{DD}. In output mode, leave unused pins open.

φ_{OUT} [Clock Out]

Outputs a square wave with frequency f_{CC}/12.

EVENT [External Event Input]

Pulses on this line are counted by the timer/event counter and an interrupt is generated when a predetermined count is reached.

CL1, CL2 [System Clock Input]

The system clock can be generated by connecting a crystal or a ceramic resonator across CL1 and CL2 and capacitors from each side of the crystal to ground. Alternatively a clock signal can be input to CL1 and its invert to CL2. See figure 1.

RESET [Reset]

A high level input to this pin initializes the μPD7507H/08H after power up.

INT1 [Interrupt 1]

External rising edge-triggered interrupt. Connect to V_{SS} if unused.

V_{DD} [Power Supply]

Positive power supply. Apply a single voltage in the range 2.7 to 6.0 V for proper operation.


V_{SS} [Ground]

Ground.

Table 1. Features Comparison


	μPD75CG08H	μPD7507H/7508H
Program memory	2K x 8 EPROM (2716) 4K x 8 EPROM (2732)	2K x 8 masked ROM (7507H) 4K x 8 masked ROM (7508H)
Data memory	224 x 4	128 x 4 (7507H) 224 x 4 (7508H)
Data retention mode	Use more current than 7507H, 7508H	Yes
Power supply	5 V ±10%	2.7 to 6.0 V
Package types	40-pin ceramic piggyback DIP	40-pin plastic DIP 40-pin plastic shrink DIP 44-pin plastic miniflat

Block Diagram



83-003435B

Figure 1. System Clock Options



Clock Control Circuit

The clock control circuit consists of a 4-bit clock mode register (bits CM₀-CM₃), prescalers 1, 2, and 3, and a multiplexer. It takes the output of the system clock generator (CL) and external EVENT input. It also selects the clock source and divides the signal according to the setting in the clock mode register. It outputs the count pulse (CP) to the timer/event counter. Figure 3 shows the clock control circuit.

Table 2 lists the codes set in the clock mode register by the OP or OPL instruction to specify the count pulse frequency. Bit CM₃ controls the timer out F/F; it is disabled when the bit is 0 and output when the bit is 1.

Table 2. Selecting the Count Pulse Frequency

CM ₂	CM ₁	CM ₀	Frequency Selected
0	0	0	$f_{CC}/1536$ (or CL/256)
0	0	1	$f_{CC}/512 = (f_{CC}/8) (1/64)$
0	1	0	EVENT input
0	1	1	Not used
1	0	0	$f_{CC}/192$ (or CL/32)
1	0	1	$f_{CC}/64 = (f_{CC}/8) (1/8)$
1	1	0	Not used
1	1	1	Not used

Memory Map

Figure 2 shows the ROM program map of the 7507H/7508H.

Figure 2. ROM Map





Figure 3. Clock Control Circuit



Timer/Event Counter

The timer/event counter consists of an 8-bit counter, an 8-bit modulo register, an 8-bit comparator, and a timer out flip flop as shown in figure 4.

The 8-bit count register is a binary 8-bit up counter, which is incremented each time a count pulse is input. The TIMER instruction, a RESET signal, or an INTT coincidence signal clears it to 00H.

The 8-bit modulo register determines the number of counts the count register holds. The TAMMOD instruction loads the contents of the modulo register. RESET sets the modulo register to FFH.

The 8-bit comparator compares the contents of the count register and the modulo register and outputs an INTT one clock pulse after they are equal.

Serial Interface

The 8-bit serial interface allows the μPD7507H/08H to communicate with peripheral devices such as the μPD7001 A/D converter, the μPD7227 dot matrix LCD controller/driver, and other microprocessors or microcomputers.

The serial interface consists of an 8-bit shift register, a 3-bit SCK pulse counter, the SI input port, the SO output port, the SCK serial clock I/O port, and a 4-bit serial mode select register (MSR). The MSR selects serial I/O or port 0 operation.

Interrupts

The μPD7507H/08H has four vectored, prioritized interrupts. Two of these interrupts, INTT and INTS, are internally generated from the timer/event counter and serial interface, respectively. INT0 and INT1 are externally generated. Table 3 is a summary of the four interrupts.

Table 3. μPD7507H/08H Interrupts

Source	Function	Location	Priority	ROM Vector Address
INTT	Coincidence in timer/event counter	Internal	1	10H
INTS	Transfer complete signal from serial interface	Internal	2	20H
INT0	INT0 pin	External	2	20H
INT1	INT1 pin	External	3	30H

Figure 4. Timer/Event Counter





Figure 5. System Clock Circuitry



System Clock and Timing Circuitry

There are four time bases available for the μPD7507H/08H. Table 4 shows these bases and the frequencies generated.

The CPU clock is used by the CPU and serial interface. The system clock is used by the timer/event counter and the INT1 signal.


Table 4. μPD7507H/08H Time Bases

Base	Symbol	Frequency	Derivation
System clock	CL	698 kHz	$f_{CC}/6$ (4.19 MHz/6)
CPU clock	ϕ	349 kHz	$f_{CC}/12$ (4.19 MHz/12)
External clock	ϕ_{OUT}	349 kHz	$f_{CC}/12$ (4.19 MHz/12)
Timer/event counter clock	—	524 kHz	$f_{CC}/8$ (4.19 MHz/8)

I/O Port Interfaces

Figure 6 shows the internal circuit configurations at the I/O ports.

Figure 6. Interface at Input/Output Ports



83-003439C

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Operating temperature, T_{OP}	-10 to 70°C
Storage temperature, T_{STG}	-65 to 150°C
Power supply voltage, V_{DD}	-0.3 to +7.0 V
All input and output voltages	-0.3 to $V_{DD} + 0.3$ V
Output current, high, I_{OH}	
One pin	-5 mA
All pins, total	-20 mA
Output current, low, I_{OL}	
One pin	17 mA
Ports 6, 7	20 mA
Total ports	200 mA

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

$T_A = 25^\circ\text{C}$, $V_{DD} = 0$ V

Parameter	Symbol	Limits		Unit	Test Conditions
		Typ	Max		
Input capacitance	C_I		15	pF	$f = 1$ MHz;
Output capacitance	C_O		15	pF	unmeasured pins returned to V_{SS}
I/O capacitance	C_{IO}		15	pF	

DC Characteristics

T_A = -10 to +70 °C; V_{DD} = 2.7 to 6.0 V (5 V ±10% for 75CG08HE)

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input voltage, high	V _{IH1}	0.7 V _{DD}		V _{DD}	V	Except CL1, CL2
	V _{IH2}	V _{DD} - 0.5		V _{DD}	V	CL1, CL2
	V _{IHDR}	0.9 V _{DDDR}		V _{DDDR} + 0.2	V	RESET, data retention mode, μPD7507H/08H only
Input voltage, low	V _{IL1}	0		0.3 V _{DD}	V	Except CL1, CL2
	V _{IL2}	0		0.5	V	CL1, CL2
Output voltage, high	V _{OH}	V _{DD} - 1.0			V	I _{OH} = -1.0 mA; V _{DD} = 4.5 to 6.0 V; except A ₁₁ /V _{PP} , for μPD75CG08HE
		V _{DD} - 0.5			V	I _{OL} = -100 μA
		V _{DD} - 0.75			V	A ₁₁ /V _{PP} ; I _{OH} = -5 mA (μPD75CG08HE only)
Output voltage, low	V _{OL}		0.5	1.5	V	I _{OL} = 12 mA; V _{DD} = 4.5 to 6.0 V; Ports 2-5
				0.4	V	I _{OL} = 1.6 mA; V _{DD} = 4.5 to 6.0 V; Ports 6-7
				0.5	V	I _{OL} = 400 μA
					V	
High level input current (MSEL)	I _{IH}	V _{IN} = V _{DD}		300	μA	μPD75CG08HE only
Low level input current (I _{Q-17})	I _{IL}	V _{IN} = 0 V		-200	μA	μPD75CG08HE only
Input leakage current, high	I _{LIH1}			3	μA	Except CL1, CL2; V _I = V _{DD}
	I _{LIH2}			20	μA	CL1, CL2; V _I = V _{DD}
Input leakage current, low	I _{LIL1}			-3	μA	Except CL1, CL2; V _I = 0 V
	I _{LIL2}			-20	μA	CL1, CL2; V _I = 0 V
Output leakage current, high	I _{LOH}			3	μA	V _O = V _{DD}
Output leakage current, low	I _{LOL}			-3	μA	V _O = 0 V
Supply voltage	V _{DDDR}	2.0		6.0	V	Data retention mode, μPD7507H/08H only
Supply current	I _{DD1}		900 (1)	3000 (1)	μA	Normal operation, V _{DD} = 4.5 to 6.0 V; f _{CC} = 4.19 MHz
			1000 (2)	3000 (2)	μA	
				150 (2)	700 (2)	μA
	I _{DD2}		350 (1)	800 (1)	μA	HALT mode, X1 = 0 V; V _{DD} = 4.5 to 6.0 V; f _{CC} = 4.19 MHz
			500 (2)	1100 (2)	μA	
				70 (2)	180 (2)	μA
I _{DD3}			0.1	10	μA	STOP mode, μPD7507H/08H only
			0.5	50	μA	STOP mode, μPD75CG08HE only

Note:

- (1) Crystal oscillation; C1 = C2 = 10 pF.
- (2) Ceramic oscillation; C1 = C2 = 30 pF.

AC Characteristics

T_A = -10 to +70 °C; V_{DD} = 2.7 to 6.0 V (5 V ±10% for 75CG08HE)


Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
System clock period	t _{CY}	2.86		120	μs	V _{DD} = 4.5 to 5.5 V
		6.7		120		
Clock high pulse width	t _{CH}					see figure 1
Clock low pulse width	t _{CL}					see figure 1
Clock rise time	t _{CR}			0.2	μs	
Clock fall time	t _{CF}			0.2	μs	
EVENT input frequency	f _E	0		700	kHz	V _{DD} = 4.5 to 6.0 V
		0		250		
EVENT input high	t _{EH}	0.7			μs	V _{DD} = 4.5 to 6.0 V
EVENT input low	t _{EL}	3.3			μs	
SCK cycle time	t _{KCY}	2.5			μs	SCK as input; V _{DD} = 4.5 to 6.0 V
		10			μs	SCK as input
		2.86			μs	SCK as output; V _{DD} = 4.5 to 6.0 V
		11			μs	SCK as output
SCK pulse width	t _{KH} , t _{KL}	1.1			μs	SCK as input; V _{DD} = 4.5 to 6.0 V
		4.5			μs	SCK as input
		1.3			μs	SCK as output; V _{DD} = 4.5 to 6.0 V
		5.0			μs	SCK as output
SI setup time to SCK ↑	t _{SIK}	300			ns	
SI hold time after SCK ↑	t _{KSI}	450			ns	
SO delay time after SCK ↓	t _{KSO}			850	ns	V _{DD} = 4.5 to 6.0 V
				1200		
Port 1 output setup time to PSTB ↑	t _{PST}	(Note 1)			μs	V _{DD} = 4.5 to 6.0 V
		(Note 2)			μs	
Port 1 output hold time after PSTB ↑	t _{STP}	80			ns	
PSTB pulse width	t _{SWL}	(Note 1)			μs	V _{DD} = 4.5 to 6.0 V
		(Note 2)			μs	
INT0 pulse width	t _{I0H} , t _{I0L}	10			μs	
INT1 pulse width	t _{I1WH} , t _{I1WL}	1 (Note 3)			t _{CY}	
RESET pulse width	t _{RSH} , t _{RSL}	10			μs	
RESET setup time	t _{SRS}	0			ns	μPD7507H/08H only
Clock stabilization time	t _{OS}	25			ms	After V _{DD} reaches 4.5 V

Note:


- (1) $(3 \times 10^3) \div (f_{CC} \text{ or } f_C \text{ in kHz}) - 0.35 \mu\text{s}$.
- (2) $(3 \times 10^3) \div (f_{CC} \text{ or } f_C \text{ in kHz}) - 1.00 \mu\text{s}$.
- (3) $t_{CY} = 12 \div f_{CC} \text{ or } f_C$.

Timing Waveforms


Clocks




Timing Measurement Points




Serial Interface




EVENT Input




External Interrupts



Reset




STOP Mode




Operating Characteristics (cont)

T_A = 25°C


Oscillator Frequency vs Supply Voltage




Oscillator Frequency vs Supply Voltage




Clock Frequency vs Supply Voltage




Event Frequency vs Supply Voltage



Supply Current vs Supply Voltage




Oscillator Frequency vs Supply Voltage




Operating Characteristics (cont)

T_A = 25°C


Clock Frequency vs Supply Voltage



V_{OL} vs. I_{OL} [Ports 2-7]



V_{OH} vs. I_{OH}




Packaging Information

40-Pin Plastic DIP (600 mil)

Item	Millimeters	Inches
A	53.34 max	2.100 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 ^{+.004} _{-.005}
E	48.26	1.900
F	1.2 min	.047 min
G	3.6 ± .3	.142 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.72 max	.226 max
K	15.24 [TP]	.600 [TP]
L	13.2	.520
M	.25 ^{+.10} _{-.05}	.010 ^{+.004} _{-.003}

Notes:

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-001399B

40-Pin Plastic Shrink DIP (600 mil)

Item	Millimeters	Inches
A	39.13 max	1.541 max
B	2.67 max	.106 max
C	1.778 [TP]	.070 [TP]
D	.50 ± .10	.020 ± .004
E	33.78	1.330
F	.9 min	.035 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	15.24 [TP]	.600 [TP]
L	13.2	.520
M	.25 ^{+.10} _{-.05}	.010 ^{+.004} _{-.002}

Note:


- [1] Each lead centerline is located within .17 mm [.007 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.



83-003765B


Packaging Information (cont)

44-Pin Plastic Miniflat



83-001232B

40-Pin Ceramic Piggyback DIP (600 mil)



83-003921B

Notes:

Notes:

Notes:

NEC
NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TWX 910-379-6985

For Literature Call Toll Free: 1-800-632-3531
1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

000000 X ✓

NECEL-000543