BULLETIN NO. DL-S 7211717, MAY 1972

DEPLETION-TYPE MOS SILICON TRANSISTORS

Monolithic Gate-Protection Diodes

• Low Crss . . . 0.03 pF Max

High lyfs¹. . . 14.000 μmhos Tvp

description


The 3N204, 3N205, and 3N206 are N-channel, depletion-type, dual-gate, metal-oxide-semiconductor transistors. They are protected from excessive input voltages by integrated back-to-back diodes between gates and source, thus eliminating precautionary handling procedures required by unprotected MOS transistors. These transistors are ideally suited for many applications which previously only vacuum tubes could fulfill.

The 3N204 is intended for use in VHF pre-amplifiers where linear, low-noise amplification is required. Its extremely low feedback capacitance permits high stable gain without the use of neutralization.

The 3N205 is intended for use as a VHF mixer and is well suited for TV tuners. Its use as a mixer minimizes cross-modulation distortion and provides low-noise operation.

The 3N206 is designed for application in tuned high-frequency amplifiers such as TV IF strips. Its extremely low feedback capacitance permits high stage gain and stability without the necessity for neutralization.

*mechanical data



*absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Drain-Gate-One Voltage ,	٧
Drain-Gate-Two Voltage	٧
Drain-Source Voltage	٧
Forward Gate-One-Terminal Current (See Note 1)	Α
Forward Gate-Two-Terminal Current (See Note 1)	Α
Reverse Gate-One-Terminal Current	Α
Reverse Gate-Two-Terminal Current	Α
Continuous Drain Current	Α
Continuous Device Dissipation at (or below) 25°C Free-Air Temperature (See Note 2)	W
Continuous Device Dissipation at (or below) 25°C Case Temperature (See Note 3)	W
Storage Temperature Range	С
Lead Temperature 1/16 Inch from Case for 10 Seconds	С

NOTES: 1. Forward gate-terminal current is the current into a gate terminal with a forward gate-source voltage applied. This voltage is of such polarity that an increase in its magnitude causes the channel resistance to decrease.

- 2. Derate linearly to 175 °C free-air temperature at the rate of 2.4 mW/ °C.
- 3. Derate linearly to 175°C case temperature at the rate of 8 mW/°C.

*JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.

USES CHIP MN81

*electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	MAX	UNIT
V _{(BR)DS}	Drain-Source Breakdown Voltage	1 _D = 10 μA, V _{G1S} = V _{G2S} = -5 V			25		V
V _{(BR)G1SSF}	Gate-One-Source Forward Breakdown Voltage	I _{G1} ≈ 10 mA,	V _{G2S} = V _{DS} = 0,	See Note 4	6	30	٧
V _{(BR)G1SSR}	Gate-One-Source Reverse Breakdown Voltage	IG1 = ~10 mA,	V _{G2S} = V _{DS} = 0,	See Note 4	6	-30	٧
V(BR)G2SSF	Gate-Two-Source Forward Breakdown Voltage	IG2 = 10 mA,	V _{G1S} = V _{DS} = 0,	See Note 4	6	30	٧
V(BR)G2SSR	Gate-Two-Source Reverse Breakdown Voltage	IG2 = -10 mA,	V _{G1S} = V _{DS} = 0,	See Note 4	-6	-30	>
(G1SSF	Gate-One-Terminal Forward Current	VG1S = 5 V.	V _{G2S} = V _{DS} = 0			10	nA
IG1SSR	Gate-One-Terminal	$V_{G1S} = -5 V$,	V _{G2S} = V _{DS} = 0			10	nΑ
'G 155H	Reverse Current	$V_{G1S} = -5 V$	V _{G2S} = V _{DS} = 0,	TA = 150 C		-10	μΑ
¹ G2SSF	Gate-Two-Terminal Forward Current	V _{G2S} = 5 V,	V _{G1S} = V _{DS} = 0			10	nA
	Gate-Two-Terminal	$V_{G2S} = -5 V$,	V _{G1S} = V _{DS} = 0			-10	nΑ
G2SSR	Reverse Current	V _{G2S} = -5 V,	V _{G1S} = V _{DS} = 0,	T _A = 150 C		-10	μА
IDS	Zero-Gate-One-Voltage Drain Current	V _{DS} = 15 V, V _{G2S} = 4 V,	V _{G1S} = 0, See Note 5	3N204 3N205	6	30	mA
	Bibli Curient	VG25 - 4 V,	See Note 5	3N206	3	15	
VG1S(off)	Gate-One-Source Cutoff Voltage	V _{DS} = 15 V,	V _{G2S} = 4 V,	1 _D = 20 μA	-0.5	-4	٧
V _{G2S(off)}	Gate-Two-Source Cutoff Voltage	V _{DS} = 15 V,	V _{G1S} = 0,	I _D = 20 μA	-0.2	-4	٧
Vfs	Small-Signal Common-Source Forward Transfer Admittance	V _{DS} = 15 V, V _{G2S} = 4 V,	V _{G1S} = 0, f = 1 kHz,	3N204 3N205	10	22	mmho
	Total of Talislet Mannetance	See Note 6		3N206	7	17	
C _{rss}	Common-Source Short-Circuit Reverse Transfer Capacitance	V _{DS} = 15 V, f = 1 MHz	V _{G2S} = 4 V,	I _D = 10 mA,	0.005	0.03	ρF

NOTES: 4. All gate breakdown voltages are measured while the device is conducting rated gate current. This ensures that the gate-voltage-limiting network is functioning properly.

- 5. This parameter must be measured using pulse techniques, t_{W} = 300 μs_{r} duty cycle $\leq 2^{o_{3}}$
- 6. This parameter must be measured with bias voltages applied for less than 5 seconds to avoid overheating.

*3N204 operating characteristics at 25°C free-air temperature

PARAMETER		TEST CONF	TEST CONDITIONS		3N204		
		LEST CONE			TYP MAX	UNIT	
F	Common-Source Spot Noise Figure	V 18 V			3.5	d₿	
Gps	Small-Signal Common-Source Insertion Power Gain	1 -5		20	28	dB	
В	Bandwidth	1 - 200 WHZ, 36		7	12	MHz	
V _{GG(GC)}	Gain-Control Gate-Supply Voltage		G _{ps} = -30 dB [†] , se Figure 1	0	-2	٧	
F	Common-Source Spot Noise Figure		G2S = 4 V,		5	dB	
Gps	Small-Signal Common-Source Insertion Power Gain	ID = 10 mA, f = See Figures 2 and 4	f = 450 MHz, d 4	14		dВ	
F	Common-Source Spot Noise Figure		mA, f = 900 MHz,		7	dB	
Gps	Small-Signal Common-Source Insertion Power Gain	I _D ≈ 10 mA, f = See Figures 3 and 5			12	dB	

 $^{^{\}dagger}\Delta G_{ps}$ is defined as the change in G_{ps} from the value at V $_{GG}$ = 7 volts.

^{*}JEDEC registered data

*3N205 operating characteristics at 25°C free-air temperature

PARAMETER	TEST CONDITIONS	3N205		
PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Gps(conv) Small-Signal Conversion Power Gain	V _{DD} = 18 V, f _{LO} = 245 MHz‡,	17	28	dВ
B Bandwidth	fRF = 200 MHz, See Figure 6	4	7	MHz


[‡]Amplitude at input from local oscillator is 3 volts rms.

*3N206 operating characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS		3N206		UNIT
		TEST	TEST CONDITIONS		MAX	ONT
F	Common-Source Spot Noise Figure				4	d₿
Gps	Small-Signal Common-Source Insertion Power Gain	V _{DD} ≈ 24 V, f ≈ 45 MHz.	VGG = 6 V, See Figure 7	25	35	dB
В	Bandwidth	1 ~ 45 WITZ,		3	6	MHz
V _{GG} (GC)	Gain-Control Gate-Supply Voltage	V _{DD} = 24 V, f = 45 MHz,	ΔG _{ps} = ~30 dB §, See Figure 7		+0.6 1.6	ΙV

 $[\]S G_{ns}$ is defined as the change in G_{ns} from the value at $V_{GG} = 6$ volts.

PARAMETER MEASUREMENT INFORMATION



CIRCUIT COMPONENT INFORMATION

C1, C2, & C3: Leadless disc ceramic, 0.001 µF

C4: ARCO 462, 5-80 pF, or equivalent


L1: 3T #18, 3/16-inch-dia aluminum slug

L2: 9T #20, 3/16-inch-dia aluminum slug

FIGURE 1-200-MHz POWER GAIN, GAIN CONTROL VOLTAGE, AND NOISE FIGURE TEST CIRCUIT FOR 3N204*

^{*}JEDEC registered data

PARAMETER MEASUREMENT INFORMATION



CIRCUIT COMPONENT INFORMATION


C1 thru C4: See Figure 30, Note D

C5: 0.001 µF leadless disc capacitor

C6 thru C10: Allen-Bradley F5AU 0.001 µF feed-through capacitors

L1 & L2: See Figure 30

FIGURE 2-450-MHz POWER GAIN AND NOISE TEST CIRCUIT FOR 3N204*



C3 & C7: Johanson 3901, 1-15 pF, or equivalent

L1 & L2 are 1/4 inch slotted cyclinders, 3/16 inch inside diameter, with a shorting ring adjusted by a nylon screw. Minimum slot lengths are 3/4 inch for L1 and 1 inch for L2.

RFC: 10T #30, 3/16 inch dia, 5/16 inch in length

NOTE A: This terminal is provided for gain control, if desired. If not used for this purpose, it should be left open.

*JEDEC registered data

FIGURE 3-900-MHz POWER GAIN AND NOISE TEST CIRCUIT FOR 3N204





FIGURE 4-450-MHz POWER GAIN AND NOISE TEST FIXTURE*

*JEDEC registered data

NOTES:

- A. All dimensions are in inches.

 B. The removable top of test fixture is not shown
- C. L1 and L2 are attached to the back of the test fixture by insulating stand-off terminals (ISOT) located as shown.
- D. The four views surrounding the center view are as they would appear before the metal is bent up to form the sides.







FIGURE 5-900-MHz POWER GAIN AND NOISE TEST FIXTURE

PARAMETER MEASUREMENT INFORMATION




CIRCUIT COMPONENT INFORMATION

C1: Arco 404 (or equivalent), 8 to 60 pF

C2: Arco 400 (or equivalent), 0.9 to 7 pF

FIGURE 6-200-MHz-to-45-MHz CIRCUIT FOR CONVERSION POWER GAIN FOR 3N205*




CIRCUIT COMPONENT INFORMATION

- C1: Leadless disc ceramic, 0.001 μF
- C2: Leadless disc ceramic, 0.01 µF
- L1: 8T # 28, 5/32 inch-dia form, type "J" slug
- L2: 9T # 28, 5/32-inch-dia form, type "J" slug

FIGURE 7-45-MHz POWER GAIN AND NOISE FIGURE TEST CIRCUIT FOR 3N206*

*JEDEC registered data

TYPICAL CHARACTERISTICS AT T_Δ = 25°C



3N204

COMMON-SOURCE SPOT NOISE FIGURE




FIGURE 10

3N206 SMALL SIGNAL CONVERSION POWER GAIN V3 INPUT FROM LOCAL OSCILLATOR




FIGURE 12

3N204 SMALL-SIGNAL COMMON-SOURCE INSERTION POWER GAIN




FIGURE 9 3N204

3N204 OPTIMUM SPOT NOISE FIGURE




FIGURE 11

3N206 SMALL-SIGNAL COMMON-SOURCE INSERTION POWER GAIN






FIGURE 13

NOTE 7: Test conditions at 45 MHz, 200 MHz, 450 MHz, and 900 MHz are the conditions given in the tables of operating characteristics for 3N204 and 3N206.

373