

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS

BULLETIN NO. DL-S 7211717, MAY 1972

## DEPLETION-TYPE MOS SILICON TRANSISTORS

- Monolithic Gate-Protection Diodes
- Low  $C_{rss}$  . . . 0.03 pF Max
- High  $|y_{fs}|$  . . . 14,000  $\mu$ mhos Typ

### description

The 3N204, 3N205, and 3N206 are N-channel, depletion-type, dual-gate, metal-oxide-semiconductor transistors. They are protected from excessive input voltages by integrated back-to-back diodes between gates and source, thus eliminating precautionary handling procedures required by unprotected MOS transistors. These transistors are ideally suited for many applications which previously only vacuum tubes could fulfill.


The 3N204 is intended for use in VHF pre-amplifiers where linear, low-noise amplification is required. Its extremely low feedback capacitance permits high stable gain without the use of neutralization.

The 3N205 is intended for use as a VHF mixer and is well suited for TV tuners. Its use as a mixer minimizes cross-modulation distortion and provides low-noise operation.

The 3N206 is designed for application in tuned high-frequency amplifiers such as TV IF strips. Its extremely low feedback capacitance permits high stage gain and stability without the necessity for neutralization.

4

### \*mechanical data



### \*absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Drain-Gate-One Voltage . . . . .	30 V
Drain-Gate-Two Voltage . . . . .	30 V
Drain-Source Voltage . . . . .	25 V
Forward Gate-One-Terminal Current (See Note 1) . . . . .	10 mA
Forward Gate-Two-Terminal Current (See Note 1) . . . . .	10 mA
Reverse Gate-One-Terminal Current . . . . .	-10 mA
Reverse Gate-Two-Terminal Current . . . . .	-10 mA
Continuous Drain Current . . . . .	50 mA
Continuous Device Dissipation at (or below) 25°C Free-Air Temperature (See Note 2) . . . . .	360 mW
Continuous Device Dissipation at (or below) 25°C Case Temperature (See Note 3) . . . . .	1.2 W
Storage Temperature Range . . . . .	-65°C to 200°C
Lead Temperature 1/16 Inch from Case for 10 Seconds . . . . .	300°C

NOTES: 1. Forward gate-terminal current is the current into a gate terminal with a forward gate-source voltage applied. This voltage is of such polarity that an increase in its magnitude causes the channel resistance to decrease.  
2. Derate linearly to 175°C free-air temperature at the rate of 2.4 mW/°C.  
3. Derate linearly to 175°C case temperature at the rate of 8 mW/°C.

\*JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.

USES CHIP MN81

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS

\* electrical characteristics at 25°C free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT	
$V_{(BR)DS}$	Drain-Source Breakdown Voltage	$I_D = 10 \mu A$ ,	$V_{G1S} = V_{G2S} = -5 V$	25		V	
$V_{(BR)G1SSF}$	Gate-One-Source Forward Breakdown Voltage	$I_{G1} = 10 mA$ ,	$V_{G2S} = V_{DS} = 0$ , See Note 4	6	30	V	
$V_{(BR)G1SSR}$	Gate-One-Source Reverse Breakdown Voltage	$I_{G1} = -10 mA$ ,	$V_{G2S} = V_{DS} = 0$ , See Note 4	-6	-30	V	
$V_{(BR)G2SSF}$	Gate-Two-Source Forward Breakdown Voltage	$I_{G2} = 10 mA$ ,	$V_{G1S} = V_{DS} = 0$ , See Note 4	6	30	V	
$V_{(BR)G2SSR}$	Gate-Two-Source Reverse Breakdown Voltage	$I_{G2} = -10 mA$ ,	$V_{G1S} = V_{DS} = 0$ , See Note 4	-6	-30	V	
$I_{G1SSF}$	Gate-One-Terminal Forward Current	$V_{G1S} = 5 V$ ,	$V_{G2S} = V_{DS} = 0$		10	nA	
$I_{G1SSR}$	Gate-One-Terminal Reverse Current	$V_{G1S} = -5 V$ ,	$V_{G2S} = V_{DS} = 0$		-10	nA	
		$V_{G1S} = -5 V$ ,	$V_{G2S} = V_{DS} = 0$ , $T_A = 150^\circ C$		-10	$\mu A$	
$I_{G2SSF}$	Gate-Two-Terminal Forward Current	$V_{G2S} = 5 V$ ,	$V_{G1S} = V_{DS} = 0$		10	nA	
$I_{G2SSR}$	Gate-Two-Terminal Reverse Current	$V_{G2S} = -5 V$ ,	$V_{G1S} = V_{DS} = 0$		-10	nA	
		$V_{G2S} = -5 V$ ,	$V_{G1S} = V_{DS} = 0$ , $T_A = 150^\circ C$		-10	$\mu A$	
$I_{DS}$	Zero-Gate-One-Voltage Drain Current	$V_{DS} = 15 V$ , $V_{G2S} = 4 V$ ,	$V_{G1S} = 0$ ,	3N204	6	30	mA
			See Note 5	3N205			
				3N206	3	15	
$V_{G1S(off)}$	Gate-One-Source Cutoff Voltage	$V_{DS} = 15 V$ ,	$V_{G2S} = 4 V$ , $I_D = 20 \mu A$	-0.5	-4	V	
$V_{G2S(off)}$	Gate-Two-Source Cutoff Voltage	$V_{DS} = 15 V$ ,	$V_{G1S} = 0$ , $I_D = 20 \mu A$	-0.2	-4	V	
$ y_{fs} $	Small-Signal Common-Source Forward Transfer Admittance	$V_{DS} = 15 V$ , $V_{G2S} = 4 V$ , See Note 6	$V_{G1S} = 0$ ,	3N204	10	22	mmho
			$f = 1 kHz$ ,	3N205			
				3N206	7	17	
$C_{rss}$	Common-Source Short-Circuit Reverse Transfer Capacitance	$V_{DS} = 15 V$ ,	$V_{G2S} = 4 V$ , $I_D = 10 mA$ , $f = 1 MHz$	0.005	0.03	pF	

NOTES: 4. All gate breakdown voltages are measured while the device is conducting rated gate current. This ensures that the gate-voltage-limiting network is functioning properly.

5. This parameter must be measured using pulse techniques.  $t_{pw} = 300 \mu s$ , duty cycle  $\leq 2\%$ .

6. This parameter must be measured with bias voltages applied for less than 5 seconds to avoid overheating.

### \*3N204 operating characteristics at 25°C free-air temperature

PARAMETER	TEST CONDITIONS	3N204		UNIT		
		MIN	TYP MAX			
F	Common-Source Spot Noise Figure	$V_{DD} = 18 V$ , $V_{GG} = 7 V$ , $f = 200 MHz$ , See Figure 1		3.5	dB	
$G_{ps}$	Small-Signal Common-Source Insertion Power Gain	20	28	dB		
B	Bandwidth	7	12	MHz		
$V_{GG(GC)}$	Gain-Control Gate-Supply Voltage	$V_{DD} = 18 V$ , $f = 200 MHz$ , See Figure 1	$\Delta G_{ps} = -30 dB^\dagger$	0	-2	V
F	Common-Source Spot Noise Figure	$V_{DS} = 15 V$ , $I_D = 10 mA$ , See Figures 2 and 4	$V_{G2S} = 4 V$ , $f = 450 MHz$	5	dB	
$G_{ps}$	Small-Signal Common-Source Insertion Power Gain	14		dB		
F	Common-Source Spot Noise Figure	$V_{DS} = 15 V$ , $I_D = 10 mA$ , See Figures 3 and 5	$V_{G2S} \approx 4 V$ , $f = 900 MHz$	7	dB	
$G_{ps}$	Small-Signal Common-Source Insertion Power Gain	12		dB		

$^\dagger \Delta G_{ps}$  is defined as the change in  $G_{ps}$  from the value at  $V_{GG} = 7$  volts.

\*JEDEC registered data

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS

\*3N205 operating characteristics at 25°C free-air temperature

PARAMETER	TEST CONDITIONS	3N205		UNIT
		MIN	MAX	
$G_{ps(\text{conv})}$ Small-Signal Conversion Power Gain	$V_{DD} = 18 \text{ V}$ , $f_{LO} = 245 \text{ MHz}^\ddagger$	17	28	dB
B Bandwidth	$f_{RF} = 200 \text{ MHz}$ , See Figure 6	4	7	MHz


<sup>‡</sup>Amplitude at input from local oscillator is 3 volts rms.

\*3N206 operating characteristics at 25°C free-air temperature

PARAMETER	TEST CONDITIONS	3N206		UNIT
		MIN	MAX	
F Common-Source Spot Noise Figure	$V_{DD} = 24 \text{ V}$ , $V_{GG} = 6 \text{ V}$ , $f = 45 \text{ MHz}$ , See Figure 7		4	dB
$G_{ps}$ Small-Signal Common-Source Insertion Power Gain		25	35	dB
B Bandwidth		3	6	MHz
$V_{GG(\text{GC})}$ Gain-Control Gate-Supply Voltage	$V_{DD} = 24 \text{ V}$ , $\Delta G_{ps} = -30 \text{ dB}^\S$ , $f = 45 \text{ MHz}$ , See Figure 7		+0.6 -1.6	V

<sup>§</sup> $G_{ps}$  is defined as the change in  $G_{ps}$  from the value at  $V_{GG} = 6$  volts.

## PARAMETER MEASUREMENT INFORMATION



### CIRCUIT COMPONENT INFORMATION


- C1, C2, & C3: Leadless disc ceramic, 0.001  $\mu\text{F}$
- C4: ARCO 462, 5-80 pF, or equivalent
- L1: 3T #18, 3/16-inch-dia aluminum slug
- L2: 9T #20, 3/16-inch-dia aluminum slug

FIGURE 1—200-MHz POWER GAIN, GAIN CONTROL VOLTAGE, AND NOISE FIGURE TEST CIRCUIT FOR 3N204\*

\*JEDEC registered data

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS


## PARAMETER MEASUREMENT INFORMATION



SEE PICTORAL  
DRAWING IN  
FIGURE 4

(ADJUST FOR  $I_D = 10$  mA)  
CIRCUIT COMPONENT INFORMATION  
C1 thru C4: See Figure 30, Note D  
C5: 0.001  $\mu$ F leadless disc capacitor  
C6 thru C10: Allen-Bradley F5AU 0.001  $\mu$ F feed-through capacitors  
L1 & L2: See Figure 30

FIGURE 2—450-MHz POWER GAIN AND NOISE TEST CIRCUIT FOR 3N204\*



SEE PICTORAL  
DRAWING IN  
FIGURE 5

C1 & C5: 0.001  $\mu$ F ceramic disc capacitor  
C2, C4, & C6: 0.001  $\mu$ F leadless disc capacitor  
C3 & C7: Johanson 3901, 1-15 pF, or equivalent  
L1 & L2 are 1/4 inch slotted cyclinders, 3/16 inch inside diameter, with a shorting ring adjusted by a nylon screw. Minimum slot lengths are 3/4 inch for L1 and 1 inch for L2.  
RFC: 10T #30, 3/16 inch dia, 5/16 inch in length

NOTE A: This terminal is provided for gain control, if desired. If not used for this purpose, it should be left open.



FIGURE 3—900-MHz POWER GAIN AND NOISE TEST CIRCUIT FOR 3N204

\*JEDEC registered data

# TYPES 3N204, 3N205, 3N206 N-CANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS



**NOTES:**

- A. All dimensions are in inches.
- B. The removable top of test fixture is not shown.
- C. For clarity, the 62 kΩ resistor, the source and gate-2 socket pins, and insulating stand-off terminals (ISOT) soldered into the fold of L1 and L2 respectively for mechanical support, are not shown in view A.
- D. C1 and C2 (C3 and C4) consist of shim brass and the "C" portion of L1 (L2) separated by air and the mylar tape covering the "C" portion of L1 (L2).



**NOTE:**

- E. The four views surrounding the center view are as they would appear before the metal is bent up to form the sides.



\*JEDEC registered data

FIGURE 4—450-MHz POWER GAIN AND NOISE TEST FIXTURE\*

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS

**NOTES:**

- A. All dimensions are in inches.
- B. The removable top of test fixture is not shown.
- C. L1 and L2 are attached to the back of the test fixture by insulating stand-off terminals (ISOT) located as shown.
- D. The four views surrounding the center view are as they would appear before the metal is bent up to form the sides.





FIGURE 5—900-MHz POWER GAIN AND NOISE TEST FIXTURE

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS

## PARAMETER MEASUREMENT INFORMATION




### CIRCUIT COMPONENT INFORMATION

- C1: Arco 404 (or equivalent), 8 to 60 pF
- C2: Arco 400 (or equivalent), 0.9 to 7 pF

FIGURE 6—200-MHz-to-45-MHz CIRCUIT FOR CONVERSION POWER GAIN FOR 3N205\*

4



### CIRCUIT COMPONENT INFORMATION

- C1: Leadless disc ceramic, 0.001  $\mu$ F
- C2: Leadless disc ceramic, 0.01  $\mu$ F
- L1: 8T # 28, 5/32-inch-dia form, type "J" slug
- L2: 9T # 28, 5/32-inch-dia form, type "J" slug

FIGURE 7—45-MHz POWER GAIN AND NOISE FIGURE TEST CIRCUIT FOR 3N206\*

\*JEDEC registered data

# TYPES 3N204, 3N205, 3N206 N-CHANNEL DUAL-GATE DEPLETION-TYPE INSULATED-GATE FIELD-EFFECT TRANSISTORS

TYPICAL CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 13

NOTE 7: Test conditions at 45 MHz, 200 MHz, 450 MHz, and 900 MHz are the conditions given in the tables of operating characteristics for 3N204 and 3N206.