Advanced Power MOSFET

SSS10N60A

FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 25 μA (Max.) @ V_{DS} = 600V
- Low $R_{DS(ON)}$: 0.646 Ω (Typ.)

BV_{DSS} = 600 V

$R_{DS(on)}$ = 0.8 Ω

I_D = 5.1 A

TO-220F



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	600	V
I_D	Continuous Drain Current (T_C=25°C)	5.1	A
	Continuous Drain Current (T_C=100°C)	3.2	
I_{DM}	Drain Current-Pulsed ①	36	A
V_{GS}	Gate-to-Source Voltage	±30	V
E_{AS}	Single Pulsed Avalanche Energy ②	709	mJ
I_{AR}	Avalanche Current ①	5.1	A
E_{AR}	Repetitive Avalanche Energy ①	5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.0	V/ns
P_D	Total Power Dissipation (T_C=25°C)	50	W
	Linear Derating Factor	0.4	W/°C
T_J , T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	°C
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8 " from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	2.5	°C/W
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

Rev. B

FAIRCHILD SEMICONDUCTOR™

Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	600	--	--	V	V_{GS}=0V, I_D=250μA
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	0.66	--	V/°C	I_D=250μA ***See Fig 7***
$V_{GS(th)}$	Gate Threshold Voltage	2.0	--	4.0	V	V_{DS}=5V, I_D=250 μA
I_{GSS}	Gate-Source Leakage , Forward	--	--	100	nA	V_{GS}=30V
	Gate-Source Leakage , Reverse	--	--	-100		V_{GS}=-30V
I_{DSS}	Drain-to-Source Leakage Current	--	--	25	μA	V_{DS}=600V
		--	--	250		V_{DS}=480V, T_C=125°C
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	--	0.8	Ω	V_{GS}=10V, I_D=2.55A ④
g_{fs}	Forward Transconductance	--	6.23	--	Ω	V_{DS}=50V, I_D=2.55A ④
C_{iss}	Input Capacitance	--	1750	2270	pF	V_{GS}=0V, V_{DS}=25V, f =1MHz ***See Fig 5***
C_{oss}	Output Capacitance	--	190	220		
C_{rss}	Reverse Transfer Capacitance	--	78	90		
$t_{d(on)}$	Turn-On Delay Time	--	20	50	ns	V_{DD}=300V, I_D=10A, R_G=6.2 Ω ***See Fig 13*** ④⑤
t_r	Rise Time	--	23	55		
$t_{d(off)}$	Turn-Off Delay Time	--	85	180		
t_f	Fall Time	--	30	70		
Q_g	Total Gate Charge	--	74	95	nC	V_{DS}=480V, V_{GS}=10V, I_D=10A ***See Fig 6 & Fig 12*** ④⑤
Q_{gs}	Gate-Source Charge	--	12	--		
Q_{gd}	Gate-Drain("Miller ") Charge	--	35.4	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	5.1	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current ①	--	--	36		
V_{SD}	Diode Forward Voltage ④	--	--	1.4	V	T_J=25°C, I_S=5.1A, V_{GS}=0V
t_{rr}	Reverse Recovery Time	--	440	--	ns	T_J=25°C, I_F=10A
Q_{rr}	Reverse Recovery Charge	--	4.7	--	μC	di_F/dt=100A/μ s ④

Notes ;

① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
② L=50mH, I_{AS}=5.1A, V_{DD}=50V, R_G=27Ω , Starting T_J=25°C
③ I_{SD} ≤10A, di/dt ≤50A/ μs, V_{DD} ≤BV_{DSS} , Starting T_J=25 °C
④ Pulse Test : Pulse Width = 250 μs, Duty Cycle ≤2%
⑤ Essentially Independent of Operating Temperature

FAIRCHILD SEMICONDUCTOR™

Fig 1. Output Characteristics



Fig 2. Transfer Characteristics



Fig 3. On-Resistance vs. Drain Current



Fig 4. Source-Drain Diode Forward Voltage



Fig 5. Capacitance vs. Drain-Source Voltage



Fig 6. Gate Charge vs. Gate-Source Voltage



FAIRCHILD
SEMICONDUCTOR™

Fig 7. Breakdown Voltage vs. Temperature



Fig 8. On-Resistance vs. Temperature



Fig 9. Max. Safe Operating Area



Fig 10. Max. Drain Current vs. Case Temperature



Fig 11. Thermal Response



FAIRCHILD SEMICONDUCTOR™

Fig 12. Gate Charge Test Circuit & Waveform



Fig 13. Resistive Switching Test Circuit & Waveforms



Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms